FPGADefender

[1]  Santiago Sánchez-Solano,et al.  AES T-Box tampering attack , 2015, Journal of Cryptographic Engineering.

[2]  Dirk Koch,et al.  Partial Reconfiguration on FPGAs - Architectures, Tools and Applications , 2012, Lecture Notes in Electrical Engineering.

[3]  Stephen M. Trimberger,et al.  FPGA Security: Motivations, Features, and Applications , 2014, Proceedings of the IEEE.

[4]  Mehdi Baradaran Tahoori,et al.  Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[5]  Mehdi B. Tahoori,et al.  Mitigating Electrical-level Attacks towards Secure Multi-Tenant FPGAs in the Cloud , 2019, ACM Trans. Reconfigurable Technol. Syst..

[6]  Tim Güneysu,et al.  Generic Side-Channel Countermeasures for Reconfigurable Devices , 2011, CHES.

[7]  Ken Eguro,et al.  Leaky Wires: Information Leakage and Covert Communication Between FPGA Long Wires , 2016, AsiaCCS.

[8]  Dirk Koch,et al.  FPGA Versus Software Programming: Why, When, and How? , 2016, FPGAs for Software Programmers.

[9]  Christof Paar,et al.  Bitstream Fault Injections (BiFI)–Automated Fault Attacks Against SRAM-Based FPGAs , 2018, IEEE Transactions on Computers.

[10]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[11]  Yuval Ishai,et al.  Private Circuits: Securing Hardware against Probing Attacks , 2003, CRYPTO.

[12]  Dirk Koch,et al.  FPGAs for Software Programmers , 2016 .

[13]  Tim Güneysu,et al.  GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs , 2018, IEEE Transactions on Computers.

[14]  Takeshi Sugawara,et al.  Oscillator without a combinatorial loop and its threat to FPGA in data centre , 2019, Electronics Letters.

[15]  Dirk Koch,et al.  The FOS (FPGA Operating System) Demo , 2019, 2019 29th International Conference on Field Programmable Logic and Applications (FPL).

[16]  John P. Hayes,et al.  Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems , 2012, TRETS.

[17]  Tao Zhang,et al.  A Comprehensive FPGA Reverse Engineering Tool-Chain: From Bitstream to RTL Code , 2019, IEEE Access.

[18]  Christof Paar,et al.  Interdiction in practice—Hardware Trojan against a high-security USB flash drive , 2016, Journal of Cryptographic Engineering.

[19]  Luciano Lavagno,et al.  A Novel Framework for Utilising Multi-FPGAs in HPC Systems , 2019, Heterogeneous Computing Architectures.