A complete single-chip implementation of the JPEG image compression standard

The authors present a still-picture compression chip which integrates the whole of the JPEG (Joint Photographic Experts Group) baseline standard, from image input to coded data stream output. The design has been implemented on a 1.2- mu m CMOS process with a die size of 10*9 mm. An onboard microcontroller handles the interpretation and assembly of the compressed data stream.<<ETX>>

[1]  M. Liou,et al.  A concurrent architecture for VLSI implementation of discrete cosine transform , 1987, IEEE Transactions on Circuits and Systems.

[2]  Kou-Hu Tzou,et al.  High-Speed Programmable Ics For Decoding Of Variable-Length Codes , 1990, Optics & Photonics.

[3]  Dharma P. Agrawal.  High-Speed Arithmetic Arrays , 1979, IEEE Transactions on Computers.

[4]  Naofumi Takagi,et al.  Design of high speed MOS multiplier and divider using redundant binary representation , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).