A 160-GHz Frequency-Translation Phase-Locked Loop With RSSI Assisted Frequency Acquisition

A 160-GHz frequency-translation PLL with tuning range from 156.4 GHz to 159.2 GHz is presented. Sub-THz 1/9 prescaler is replaced by a 3rd harmonic mixer incorporating a frequency tripler for frequency down conversion. A transformer-based VCO is utilized to alleviate capacitive and resistive load associated with varactor and succeeding buffer stages. Frequency acquisition is assisted by received signal strength indicator (RSSI) for automatic frequency sweeping and fast locking. Fabricated in 65 nm CMOS technology, the chip size is 0.92 mm2. The PLL locking time is less than 3 μs. This chip drains 24 mW from a 1.2 V power supply.

[1]  Jri Lee.  A 75-GHz PLL in 90-nm CMOS Technology , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Ali M. Niknejad,et al.  A 100GHz phase-locked loop in 0.13µm SiGe BiCMOS process , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Yan Zhao,et al.  A 1kpixel CMOS camera chip for 25fps real-time terahertz imaging applications , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Howard C. Luong,et al.  A 1-V 24-GHz 17.5-mW phase-locked loop in a 0.18-/spl mu/m CMOS process , 2006, IEEE Journal of Solid-State Circuits.

[5]  Chih-Ming Hung,et al.  A 410GHz CMOS Push-Push Oscillator with an On-Chip Patch Antenna , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Shuenn-Yuh Lee,et al.  Analysis and implementation of a CMOS even harmonic mixer with current reuse for heterodyne/direct conversion receivers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Behzad Razavi,et al.  The Role of PLLs in Future Wireline Transmitters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Kay W. C. Chui,et al.  A 1V Dual-Band VCO Using an Integrated Variable Inductor , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[9]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.

[10]  Chung-Yu Wu,et al.  Design and Analysis of CMOS Subharmonic Injection-Locked Frequency Triplers , 2008, IEEE Transactions on Microwave Theory and Techniques.

[11]  Shen-Iuan Liu,et al.  A 104-GHz Phase-Locked Loop Using a VCO at Second Pole Frequency , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  J.-M. Hsu.  A 0.18-/spl mu/m CMOS offset-PLL upconversion modulation loop IC for DCS1800 transmitter , 2003 .

[13]  Howard C. Luong,et al.  A 1-V 24-GHz 17.5-mW Phase-Locked Loop in a 0.18-um CMOS Process , 2005 .

[14]  Munkyo Seo,et al.  A 300 GHz PLL in an InP HBT technology , 2011, 2011 IEEE MTT-S International Microwave Symposium.

[15]  Mau-Chung Frank Chang,et al.  324GHz CMOS Frequency Generator Using Linear Superposition Technique , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  Kaushik Sengupta,et al.  A 0.28THz 4×4 power-generation and beam-steering array , 2012, 2012 IEEE International Solid-State Circuits Conference.