The Implementation and Analysis of a New Self-Sampling Pi Control All Digital Phase-Locked Loop

A self-sampling PI (proportional-integral) control all digital phase-locked loop (ADPLL) is introduced in this paper. Our design is based on the self-sampling PI control scheme. An advantage of this is that the transfer function as linear approximation of the system model remains almost the same at different lock point, a feature enabling theoretical analysis and systematic design. The complete design procedure developed with field programmable gate array (FPGA) devices and the detailed theoretical analysis are presented. Static, dynamic results of simulation and experiments are also presented, which show and verify that this ADPLL has good behaviors over wide tracking speed, excellent stability and flexible control characteristics. The ADPLL can act as a key part or a key module in a system on chip (SoC) digital system to simply the entire system's hardware architecture and ensure the high system reliability

[1]  Yu Hai.  MEASUREMENT OF ELECTRICAL PARAMETERS BASED ON COMPLEX SEQUENCE FFT AND PHASE LOCKING PRINCIPLE , 2000 .

[2]  K. Harada,et al.  The surge analysis of induction heating power supply with PLL , 1999, Proceedings of the IEEE 1999 International Conference on Power Electronics and Drive Systems. PEDS'99 (Cat. No.99TH8475).

[3]  Wang Zanji.  AN ALL DIGITAL PHASE-LOCKED LOOP BASED ON HILBERT FILTERING , 2003 .

[4]  Li Jin.  Implementation of Ultra-audio Frequency-tracking Control for Induction Heating Power Supply based on DSP , 2003 .

[5]  B. S. Glance,et al.  New Phase-Lock Loop Circuit Providing Very Fast Acquisition Time , 1985 .

[6]  Koosuke Harada,et al.  Surge analysis of induction heating power supply with PLL , 2001 .

[7]  A. M. Fahim,et al.  A fast lock digital phase-locked-loop architecture for wireless applications , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[8]  Oscal T.-C. Chen,et al.  A power-efficient wide-range phase-locked loop , 2002, IEEE J. Solid State Circuits.

[9]  Wang Zanji.  A NEW DESIGN OF ALL DIGITAL PHASE-LOCKED LOOP , 2003 .

[10]  T. Le-Ngoc,et al.  All digital phase-locked loop: concepts, design and applications , 1989 .

[11]  Chih-Kong Ken Yang,et al.  Methodology for on-chip adaptive jitter minimization in phase-locked loops , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[12]  Bernard Huyart,et al.  A reconfigurable high-frequency phase-locked loop , 2004, IEEE Transactions on Instrumentation and Measurement.

[13]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[14]  Mani Soma,et al.  An all-digital built-in self-test for high-speed phase-locked loops , 2001 .

[15]  Shinsaku Mori,et al.  Digital phase-locked loop with wide lock-in range using fractional divider , 1993, Proceedings of IEEE Pacific Rim Conference on Communications Computers and Signal Processing.