Intellectual property protection of IP cores through high-level watermarking

In this paper a watermarking technique for Intellectual Property Protection (IPP) of FPGA-based systems is proposed. The aim is to protect the author rights of reusable IP cores by means of a digital signature that uniquely identifies both the original design and the design recipient. The proposed watermarking technique relies on a procedure that spreads the digital signature in cells of memory structures at Hardware Description Language (HDL) design level, not increasing the area of the system. This signature is preserved through synthesis, placement and routing processes. The technique includes a procedure for signature extraction requiring minimal modifications to the system. Thus, it is possible to detect the ownership rights without interfering the normal operation of the system and providing high invulnerability. To illustrate the properties of the proposed watermarking technique, both protected and unprotected design examples are compared in terms of area and performance. The analysis of the results shows that the area increase is very low while throughput penalization is almost negligible.

[1]  Chip-Hong Chang,et al.  Stego-signature at logic synthesis level for digital design IP protection , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[2]  Miodrag Potkonjak,et al.  Behavioral synthesis techniques for intellectual property protection , 2005, TODE.

[3]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[4]  Miodrag Potkonjak,et al.  Watermarking techniques for intellectual property protection , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[5]  Fred J. Taylor,et al.  Efficient scaling in the residue number system , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[6]  Ted G. Lewis,et al.  Generalized Feedback Shift Register Pseudorandom Number Algorithm , 1973, JACM.

[7]  Gang Qu,et al.  Zero overhead watermarking technique for FPGA designs , 2003, GLSVLSI '03.

[8]  F. MacWilliams,et al.  Pseudo-random sequences and arrays , 1976, Proceedings of the IEEE.

[9]  Uwe Meyer-Baese,et al.  Digital Signal Processing with Field Programmable Gate Arrays , 2001 .

[10]  Edoardo Charbon,et al.  Watermarking Techniques for Electronic Circuit Design , 2002, IWDW.

[11]  Jason Cong,et al.  Protecting Combinational Logic Synthesis Solutions , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Miodrag Potkonjak,et al.  Robust IP watermarking methodologies for physical design , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[13]  염흥렬,et al.  [서평]「Applied Cryptography」 , 1997 .

[14]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[15]  Miodrag Potkonjak,et al.  Intellectual Property Protection in VLSI Designs: Theory and Practice , 2003 .

[16]  Gang Qu,et al.  Soft IP Protection: Watermarking HDL Codes , 2004, Information Hiding.

[17]  Jeffrey J. Rodriguez,et al.  Watermarking ICs for IP protection , 2002 .

[18]  Hen-Wai Tsao,et al.  Watermarking for intellectual property protection , 2003 .

[19]  Miodrag Potkonjak,et al.  Fingerprinting techniques for field-programmable gate arrayintellectual property protection , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Shu Lin,et al.  Error control coding : fundamentals and applications , 1983 .