Compact interconnection networks for photonics
暂无分享,去创建一个
The length of multistage interconnection networks is a crucial design parameter. The presented compact architecture overcomes this problem but raises several others, which are the additional interconnects between the separated inputs and outputs of a switch and the backreflection of light inside he architecture. Additional interconnects can be avoided by the interleaved organization of the switching arrays, or a mix of inputs and outputs. Different interconnect organization schemes are analyzed and evaluated. The avoidance of backreflection of light is discussed.
[1] Thompson. The VLSI Complexity of Sorting , 1983, IEEE Transactions on Computers.
[2] Josef Giglmayr. Organization of k × k switches (k => 4) interconnected by d-dimensional (d => 2) regular optical patterns , 1991 .
[3] Osamu Wada,et al. 4*4 OEIC switch module using GaAs substrate , 1988 .
[4] H. Shimizu,et al. A GaAs data switching IC for a gigabits per second communication system , 1986 .