论文信息 - Development of full-HD multi-standard video CODEC IP based on heterogeneous multiprocessor architecture

Development of full-HD multi-standard video CODEC IP based on heterogeneous multiprocessor architecture

To solve recent pressing issues regarding satisfying numerous video codec standards and supporting “full-high-definition” (full-HD) (i.e., 1920 pixels by 1080 lines) video on different consumer devices, a multi-standard CODEC IP based on a heterogeneous multiprocessor architecture was developed. To achieve satisfactory performance with low power consumption, operation-specific processors were designed in regards to two types of processing: stream processing and pixel processing. The CODEC uses effectively several dedicated circuits for functions which are unsuitable for those processors. To design the CODEC, we developed a C-language model to check that the architecture worked correctly. The model was also used as a reference for verifying the RTL model. The CODEC can process full-HD videos formatted in H.264, MPEG-2, MPEG-4, and VC-1 at an operating frequency of 162 MHz.

[1] Iwata Kenichi,et al. Performance Evaluation of Variable Length Encoder/Decoder Hardware , 2007 .

[2] K. Iwata,et al. A 256mW full-HD H.264 high-profile CODEC featuring dual macroblock-pipeline architecture in 65nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[3] Keisuke Matsumoto,et al. Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware , 2007, 2007 Asia and South Pacific Design Automation Conference.