PHIroute: A parallel hierarchical sea-of-gates router

The routing of modern sea-of-gates circuits is a very hard to solve combinatorial problem. The use of three or more layers of metal allows for channelless designs, where area routers are used to connect the pins of a net. In this paper, we present a new router that aims at combining the good quality of the traditional global/final routing approach with the high efficiency of strictly hierarchical routers. This is achieved by reducing the routing problem until its complexity is manageable. The reduced problem is then solved hierarchically by well-known maze-running algorithms using the divide-and-conquer paradigm. In addition to the ability to handle big circuits efficiently, this approach allows the parallel solution of subproblems, yielding significant speedups even when using workstation networks.<<ETX>>

[1]  Prithviraj Banerjee,et al.  Task scheduling for exploiting parallelism and hierarchy in VLSI CAD algorithms , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Sung-Mo Kang,et al.  A new global router using zero-one integer linear programming techniques for sea-of-gates and custom logic arrays , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Michael Burstein,et al.  Hierarchical Wire Routing , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Yu-Chin Hsu,et al.  Hybrid routing , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Shoji Shinoda,et al.  A distributed routing system for multilayer SOG , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[6]  Prithviraj Banerjee,et al.  PHIGURE: a parallel hierarchical global router , 1990, 27th ACM/IEEE Design Automation Conference.

[7]  Ewing Lusk,et al.  User''s Guide to the p4 Parallel Programming System , 1992 .

[8]  C. Y. Lee An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..

[9]  U. Lauther,et al.  A new global router based on a flow model and linear assignment , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  G. Amdhal,et al.  Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).

[11]  Bryan D. Ackland,et al.  Physical Design Automation of Vlsi Systems , 1988 .

[12]  F. Rubin,et al.  The Lee Path Connection Algorithm , 1974, IEEE Transactions on Computers.