论文信息 - Electrical characterization of germanium p-channel MOSFETs

Electrical characterization of germanium p-channel MOSFETs

In this letter, we report germanium (Ge) p-channel MOSFETs with a thin gate stack of Ge oxynitride and low-temperature oxide (LTO) on bulk Ge substrate without a silicon (Si) cap layer. The fabricated devices show 2 /spl times/ higher transconductance and /spl sim/ 40% hole mobility enhancement over the Si control with a thermal SiO/sub 2/ gate dielectric, as well as the excellent subthreshold characteristics. For the first time, we demonstrate Ge MOSFETs with less than 100-mV/dec subthreshold slope.

[1] M. Ieong,et al. Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[2] H. Grubin. The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[3] C. O. Chui,et al. Ultrathin high-/spl kappa/ gate dielectric technology for germanium MOS applications , 2002, 60th DRC. Conference Digest Device Research Conference.

[4] Dimitri A. Antoniadis,et al. Strained Ge channel p-type metal–oxide–semiconductor field-effect transistors grown on Si1−xGex/Si virtual substrates , 2001 .

[5] Ulf Konig,et al. High hole mobility in Si0.17Ge0.83 channel metal–oxide–semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition , 2000 .

[6] A. Grill,et al. Strained Si NMOSFETs for high performance CMOS technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[7] K. Hofmann,et al. Ge p-MOSFETs Compatible with Si CMOS-Technology , 1999, 29th European Solid-State Device Research Conference.

[8] S. Takagi,et al. On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration , 1994 .

[9] T. Jackson,et al. Gate-self-aligned p-channel germanium MISFETs , 1991, IEEE Electron Device Letters.