Low Energy Clustered Instruction Fetch and Split Loop Cache Architecture For Long instruction Word Processors