A 12.4fJ-FoM 4-Bit Flash ADC Based on the StrongARM Architecture
暂无分享,去创建一个
[1] Jorge Pernillo,et al. A 1.5-GS/s Flash ADC With 57.7-dB SFDR and 6.4-Bit ENOB in 90 nm Digital CMOS , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Abdullah Almansouri,et al. Improved StrongARM latch comparator: Design, analysis and performance evaluation , 2017, 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).
[3] Un-Ku Moon,et al. Digitally synthesized stochastic flash ADC using only standard digital cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[4] Franco Maloberti,et al. A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Jong-In Kim,et al. A 65 nm CMOS 7b 2 GS/s 20.7 mW Flash ADC With Cascaded Latch Interpolation , 2015, IEEE Journal of Solid-State Circuits.
[6] L. Richard Carley,et al. ADC in 45nm LP Digital CMOS , 2009 .
[7] Sayan Chatterjee,et al. A 4-bit Asynchronous Binary Search ADC for Low Power, High Speed Applications , 2012, 2012 International Symposium on Electronic System Design (ISED).
[8] Behzad Razavi,et al. The StrongARM Latch [A Circuit for All Seasons] , 2015, IEEE Solid-State Circuits Magazine.
[9] Anthony Chan Carusone,et al. A 4-GS/s Single Channel Reconfigurable Folding Flash ADC for Wireline Applications in 16-nm FinFET , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.