Via First Technology Development Based on High Aspect Ratio Trenches Filled with Doped Polysilicon

In this paper a new 'via-first' technology which is compatible with CMOS high temperature steps will be presented. This technology is based on filling high aspect ratio trenches with doped polysilicon and thinning the silicon after active device bonding onto a wafer carrier. The initial morphological requirements are described and different designs of TSV are presented. The complete technology for TSV achievement is described in detail and the morphological characterization results are discussed. Finally, electrical results obtained with different vias geometries are presented and compared to initial calculations.

[1]  Joy Laskar,et al.  High density packaging in 2010 and beyond , 2002, Proceedings of the 4th International Symposium on Electronic Materials and Packaging, 2002..

[2]  J. Olsson,et al.  Vertical High Voltage Devices on Thick SOI with Back-end Trench Formation , 2002, 32nd European Solid-State Device Research Conference.

[3]  Daniel F. Baldwin,et al.  High density, high aspect ratio through-wafer electrical interconnect vias for MEMS packaging , 2003 .

[4]  Y. Yamaji,et al.  Process integration of 3D chip stack with vertical interconnection , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[5]  Y. Nemoto,et al.  High-performance vertical interconnection for high-density 3D chip stacking package , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[6]  R.R. Tummala,et al.  SOP: what is it and why? A new microsystem-integration technology paradigm-Moore's law for system integration of miniaturized convergent systems of the next decade , 2004, IEEE Transactions on Advanced Packaging.

[7]  Xuesong Liu,et al.  Fabrication of keyhole-free ultra-deep high-aspect-ratio isolation trench and its applications , 2005 .

[8]  J. Knickerbocker,et al.  A CMOS-compatible process for fabricating electrical through-vias in silicon , 2006, 56th Electronic Components and Technology Conference 2006.

[9]  Preben Storås,et al.  Development of cost-effective high-density through-wafer interconnects for 3D microsystems , 2006 .