A 5 Gbps 0.13 $\mu$m CMOS Pilot-Based Clock and Data Recovery Scheme for High-Speed Links

This paper presents a pilot-based clock and data recovery (CDR) technique for high-speed serial link applications where a low-amplitude clock signal, i.e., a pilot, is added to the transmit signal. The clock tone is extracted at the receiver using an injection-locked oscillator and is used to drive the receiver front-end samplers. The performance of the CDR technique is demonstrated using a 5 Gbps differential receiver fabricated in a 0.13 μm IBM CMOS technology. The clock and data recovery circuit implementation has an area of 0.171 mm2 and consumes 11.75 mA from a 1.5 V supply voltage at 5 Gbps. The recovered clock peak-to-peak and RMS jitter at 5 Gbps are less than 10 ps (5%UI) and 1.6 ps (0.8%UI), respectively with an effective CDR loop bandwidth of approximately 28 MHz at a bit-error rate (BER) of 10-12 . The proposed technique simplifies the CDR design and provides data and inter-symbol interference (ISI) independent performance with a small ≈5% pilot voltage overhead to the transmitted data signal.

[1]  Muneo Fukaishi,et al.  6 12 Gb / s Duobinary Signaling with × 2 Oversampled Edge Equalization , 2009 .

[2]  A. Adamiecki,et al.  High-speed electrical backplane transmission using duobinary signaling , 2005, IEEE Transactions on Microwave Theory and Techniques.

[3]  Shen-Iuan Liu,et al.  A CMOS 400-Mb/s serial link for AS-memory systems using a PWM scheme , 2001 .

[4]  Ramesh Harjani,et al.  Understanding the Transient Behavior of Injection Locked LC Oscillators , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[5]  A. Rylyakov,et al.  A 10-Gb/s two-dimensional eye-opening monitor in 0.13-/spl mu/m standard CMOS , 2005, IEEE Journal of Solid-State Circuits.

[6]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[7]  Ramesh Harjani,et al.  Partial positive feedback for gain enhancement of low-power CMOS otas , 1995 .

[8]  V. Stojanovic,et al.  A 24Gb/s Software Programmable Multi-Channel Transmitter , 2007, 2007 IEEE Symposium on VLSI Circuits.

[9]  Simone Erba,et al.  A 10Gb/s receiver with linear backplane equalization and mixer-based self-aligned CDR , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[10]  Gerrit W. den Besten.  Data Link in 0.35∝m CMOS , 2000 .

[11]  Jae-Yoon Sim,et al.  A 650Mb/s-to-8Gb/s referenceless CDR circuit with automatic acquisition of data rate , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[12]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[13]  William J. Dally,et al.  Digital systems engineering , 1998 .

[14]  A. Viterbi.  Phase-locked loop dynamics in the presence of noise by Fokker-Planck techniques , 1963 .

[15]  Christer Svensson,et al.  A 3-level asynchronous protocol for a differential two-wire communication link , 1994 .

[16]  Vladimir Stojanovic,et al.  SPC03-5: Analog Multi-Tone Signaling for High-Speed Backplane Electrical Links , 2006, IEEE Globecom 2006.

[17]  A. Hajimiri,et al.  Cancellation of crosstalk-induced jitter , 2006, IEEE Journal of Solid-State Circuits.

[18]  Jing-Hong Conan Zhan,et al.  Full-rate injection-locked 10.3Gb/s clock and data recovery circuit in a 45GHz-f/sub T/ SiGe process , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[19]  Ramesh Harjani,et al.  A 5Gbps 0.13μm CMOS pilot-based clock and data recovery scheme for high-speed links , 2010, 2009 IEEE Custom Integrated Circuits Conference.

[20]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.

[21]  Jared Zerbe,et al.  A 7.5Gb/s 10-Tap DFE Receiver with First Tap Partial Response, Spectrally Gated Adaptation, and 2nd-Order Data-Filtered CDR , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.