On Quadratic Permutation Polynomials, Turbo Codes, and Butterfly Networks

The use of quadratic permutation polynomials as interleavers for turbo codes is justified, among other things, by the fact that the quadratic permutation polynomials provide turbo codes of very good performance and simultaneously they support a specific conflict-free parallel access to extrinsic values in two different access orders. It is rather easy to write and read in parallel to and from multiple memories by one access order. Nevertheless, turbo decoders have to access the multiple memories at least by two different access orders. Then, parallel writes and reads lead to conflicts in accessing the multiple memories. Having only one conflict-free parallel access method for quadratic permutation polynomials restricts to design efficient flexible (multistandard) decoders for turbo codes at high data rates. We show that quadratic permutation polynomials with butterfly networks as interconnection networks between decoder units and memories support many kinds of flexible and variant conflict-free parallel access methods for turbo codes that are not known today. This result extends possibilities to implement high speed turbo decoders not only by application specific circuits but also by (general purpose) graphics processor units for (multistandard) modems.

[1]  Joseph R. Cavallaro,et al.  Implementation of a High Throughput 3GPP Turbo Decoder on GPU , 2011, J. Signal Process. Syst..

[2]  Esko Nieminen A Contention-Free Parallel Access by Butterfly Networks for Turbo Interleavers , 2014, IEEE Transactions on Information Theory.

[3]  Jing Sun,et al.  Interleavers for turbo codes using permutation polynomials over integer rings , 2005, IEEE Transactions on Information Theory.

[4]  Eirik Rosnes,et al.  On the Minimum Distance of Turbo Codes With Quadratic Permutation Polynomial Interleavers , 2012, IEEE Transactions on Information Theory.

[5]  Joseph R. Cavallaro,et al.  Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder , 2011, Integr..

[6]  Jyrki Lahtonen,et al.  On the degree of the inverse of quadratic permutation polynomial interleavers , 2010, ITW.

[7]  Oscar Y. Takeshita,et al.  On quadratic inverses for quadratic permutation polynomials over integer rings , 2005, IEEE Transactions on Information Theory.

[8]  Joseph R. Cavallaro,et al.  Parallel Interleaver Design for a High throughput HSPA+/LTE Multi-Standard Turbo Decoder , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Sergio Benedetto,et al.  Mapping interleaving laws to parallel turbo and LDPC decoder architectures , 2004, IEEE Transactions on Information Theory.

[10]  Oscar Y. Takeshita,et al.  On maximum contention-free interleavers and permutation polynomials over integer rings , 2005, IEEE Transactions on Information Theory.

[11]  Oscar Y. Takeshita,et al.  Permutation Polynomial Interleavers: An Algebraic-Geometric Perspective , 2006, IEEE Transactions on Information Theory.

[12]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.