A high-accuracy DCO with hybrid architecture

In this paper, a novel hybrid digital-controlled oscillator (DCO) is proposed, which is used to improve the accuracy of the all-digital clock generator without reference source. The DCO with hybrid architecture consists of two parts: DCO_high and DCO_low. The DCO_high decides the coarse output frequency of DCO, and adopts the cascade structure to decrease the area. The DCO_low adopts the chain structure with three-state buffer, and decides the fine output frequency of DCO. Compared with traditional cascade DCO, the proposed hybrid DCO features higher precision with less inherent delay. Therefore the clock generator can tolerate process, voltage and temperature (PVT) variation and meet the needs of different conditions. The DCO is designed in SMIC 180 nm CMOS process with 0.021 mm 2 chip area. The output frequency is adjusted from 15-120 MHz. The frequency error is less than 0.83% at 25 MHz with 1.6-1.8 V supply voltage and 0-80 ℃ temperature variations in TT, FF, SS corners.

[1]  Chua-Chin Wang,et al.  A ±3.07% frequency variation clock generator implemented using HV CMOS process , 2015, Microelectron. J..

[2]  Yimen Zhang,et al.  A Ku-band wide-tuning-range high-output-power VCO in InGaP/GaAs HBT technology , 2015 .

[3]  Kang-Yoon Lee,et al.  A fully on-chip 25MHz PVT-compensation CMOS Relaxation Oscillator , 2015, 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[4]  Hiroyuki Kobayashi,et al.  A 2.9mW, +/− 85ppm accuracy reference clock generator based on RC oscillator with on-chip temperature calibration , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[5]  Akinori Matsumoto,et al.  An On-Chip CMOS Relaxation Oscillator With Voltage Averaging Feedback , 2010, IEEE Journal of Solid-State Circuits.

[6]  Ching-Che Chung,et al.  An all-digital on-chip silicon oscillator with automatic VT range selection relative modeling , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[7]  Manoj Kumar,et al.  Digitally controlled oscillator design with a variable capacitance XOR gate , 2011 .

[8]  Sung-Mo Kang,et al.  Low-power small-area /spl plusmn/7.28 ps jitter 1 GHz DLL-based clock generator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[9]  Minkyu Je,et al.  A $1.5\pm 0.39~{\rm ppm}/^{\circ}{\rm C}$ Temperature-Compensated LC Oscillator Using Constant-Biased Varactors , 2015, IEEE Microwave and Wireless Components Letters.

[10]  Adrijan Baric,et al.  A low-power, temperature and supply voltage compensated current starved ring oscillator , 2013, Microelectron. J..

[11]  Yang Jinling,et al.  Frequency stability of an RF oscillator with an MEMS-based encapsulated resonator , 2015 .

[12]  Chua-Chin Wang,et al.  Temperature and process compensated clock generator using feedback TPC bias , 2012, 2012 IEEE International Conference on IC Design & Technology.

[13]  Ganapati Panda,et al.  A Multiobjective Optimization Based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO , 2014, IEEE Transactions on Semiconductor Manufacturing.

[14]  M. Maymandi-Nejad,et al.  A monotonic digitally controlled delay element , 2005, IEEE Journal of Solid-State Circuits.

[15]  Chen Pufeng,et al.  A low-power and low-phase-noise LC digitally controlled oscillator featuring a novel capacitor bank , 2010 .

[16]  Chulwoo Kim,et al.  Low-power small-area ±7.28 ps jitter 1 GHz DLL-based clock generator , 2002 .

[17]  Chen-Yi Lee,et al.  A Low Voltage All-Digital On-Chip Oscillator Using Relative Reference Modeling , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Wu Di,et al.  Low-noise sub-harmonic injection locked multiloop ring oscillator , 2016 .