This paper describes a 12-bit, 200MS/s IF sampling pipeline A/D converter (ADC) that is implemented in SMIC 0.13 um CMOS process. The ADC has a sample-and-hold circuit that is integrated in the first pipeline stage, which removes the need for a dedicated sample-and-hold amplifier. In order to decrease the clock jitter effectively, a delay locked loop (DLL) circuit with duty cycle stabilization function is designed. A gain boosting miller compensation two stages OTA is used to achieve the sufficient gain; The use of the redundancy coding technique ease the requirement of the comparator's offset voltage; On chip reference buffer and High speed LVDS interface are also designed in this ADC. The circuit occupies a chip area of 2mm × 2mm. Simulation result showed that the circuit achieves a SNDR of 73.2 dB and a SFDR of 92 dB at a 1.2V 70MHz sine wave input.
[1]
Magnus Egerstedt,et al.
Georgia Institute of Technology School of Electrical and Computer Engineering Multi-agent Target Agreement and Rendezvous
,
2009
.
[2]
Cheng Jia.
A Delay-Locked Loop for Multiple Clock Phases/Delays Generation
,
2005
.
[3]
I. Mehr,et al.
A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC
,
2000
.
[4]
J. Kornblum,et al.
A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter
,
2006,
IEEE Journal of Solid-State Circuits.
[5]
Behzad Razavi,et al.
Design of Analog CMOS Integrated Circuits
,
1999
.
[6]
A.P. Chandrakasan,et al.
A Highly Integrated CMOS Analog Baseband Transceiver With 180 MSPS 13-bit Pipelined CMOS ADC and Dual 12-bit DACs
,
2006,
IEEE Journal of Solid-State Circuits.