Internal behavior of BCD ESD protection devices under TLP and very-fast TLP stress

BCD electrostatic discharge (ESD) protection npn devices with different layout variations are analyzed experimentally and by device simulation. The device internal thermal and free carrier density distributions during the transmission line pulse (TLP) and very-fast transmission line pulse (vf-TLP) stresses are studied by a backside transient interferometric mapping technique. The lateral part of the npn transistor dominates the devices operation. The action of the vertical part of the transistor is influenced by the device layout. Experimentally observed activity of both parts of the npn transistor is well reproduced by the simulation. The devices exhibit an excellent ESD performance at both TLP and vf-TLP stress.

[1]  Gaudenzio Meneghesso,et al.  ESD protection structures for BCD5 smart power technologies , 2001, Microelectron. Reliab..

[2]  H. Wolf,et al.  Analyzing the switching behavior of ESD-protection transistors by very fast transmission line pulsing , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[3]  V. Dubec,et al.  Investigation of ESD protection elements under high current stress in CDM-like time domain using backside laser interferometry , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[4]  Dionyz Pogany,et al.  Experimental and simulation analysis of a BCD ESD protection element under the DC and TLP stress conditions , 2002, Microelectron. Reliab..

[5]  Guido Groeseneken,et al.  Simulation study for the CDM ESD behaviour of the grounded-gate NMOS , 1996 .

[6]  S. Ramaswamy,et al.  A unified substrate current model for weak and strong impact ionization in sub-0.25 /spl mu/m NMOS devices , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[7]  Sergey Bychikhin,et al.  Quantitative internal thermal energy mapping of semiconductor devices under short current stress using backside laser interferometry , 2002 .

[8]  Guido Groeseneken,et al.  Grounded-gate nMOS transistor behavior under CDM ESD stress conditions , 1997 .

[9]  Gaudenzio Meneghesso,et al.  Overstress and electrostatic discharge in CMOS and BCD integrated circuits , 2000 .

[10]  Dionyz Pogany,et al.  Thermal and free carrier concentration mapping during ESD event in smart Power ESD protection devices using an improved laser interferometric technique , 2000 .

[12]  H. Gieser,et al.  Very fast transmission line pulsing of integrated structures and the charged device model , 1998, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C.

[13]  Sergey Bychikhin,et al.  A dual-beam Michelson interferometer for investigation of trigger dynamics in ESD protection devices under very fast TLP stress , 2003, Microelectron. Reliab..