Development & Implementation of Visual Approach and Parallel Distributed Architecture for 2-D DFT & UMRT computation

i ACKNOWLEDGEMENTS iii SYMBOLS AND DEFINITIONS v LIST OF TABLES vii TABLE OF FIGURES ix TABLE OF CONTENTS xi CHAPTER 1.............................................................................................................................

[1]  Rafael C. González,et al.  Local Determination of a Moving Contrast Edge , 1985, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[2]  Young-il Kim,et al.  A mixed-radix 4-2 butterfly with simple bit reversing for ordering the output sequences , 2006, 2006 8th International Conference Advanced Communication Technology.

[3]  Tom Chen,et al.  COBRA: a 100-MOPS single-chip programmable and expandable FFT , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Jung-yeol Oh,et al.  Area and power efficient pipeline FFT algorithm , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[5]  Stephen A. Dyer,et al.  Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..

[6]  Eve A. Riskin,et al.  Signals, Systems, and Transforms , 1994 .

[7]  Djamel Chikouche,et al.  An Efficient Algorithm for the Computation of the Multidimensional Discrete Fourier Transform , 1999, Multidimens. Syst. Signal Process..

[8]  Syed Mahfuzul Aziz,et al.  VHDL based design of an FDWT processor , 2003, TENCON 2003. Conference on Convergent Technologies for Asia-Pacific Region.

[9]  M. Omair Ahmad,et al.  An Alternate Approach for Developing Higher Radix FFT Algorithms , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[10]  J.A.R. Macias,et al.  Efficient computation of the running discrete Haar transform , 2006, IEEE Transactions on Power Delivery.

[11]  Wu Zhilu,et al.  A study on implementing wavelet transform and FFT with FPGA , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[12]  Yuh-Ming Huang,et al.  A refined fast 2-D discrete cosine transform algorithm , 1999, IEEE Trans. Signal Process..

[13]  Xiaoguang Li,et al.  Parallel Processing on FPGAs: The Effect of Profiling on Performance , 2006, 2006 6th International Workshop on System on Chip for Real Time Applications.

[14]  Yingtao Jiang,et al.  Twiddle-factor-based FFT algorithm with reduced memory access , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[15]  Zaidi Razak,et al.  VHDL DEVELOPMENT OF A DISCRETE WAVELET TRANSFORMATION , 2002 .

[16]  Chunyan Wang,et al.  Recursive algorithm, architectures and FPGA implementation of the two-dimensional discrete cosine transform , 2008 .

[17]  Tze-Yun Sung.  Memory-efficient and high-speed split-radix FFT/IFFT processor based on pipelined CORDIC rotations , 2006 .

[18]  R Dr.Gopikakumari,et al.  Development of a New Transform:MRT , 2009 .

[19]  Kathy J. Horadam,et al.  A generalised Hadamard transform , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..

[20]  Amar Aggoun,et al.  Two-dimensional DCT/IDCT architecture , 2003 .

[21]  Abbes Amira,et al.  An FPGA implementation of Walsh-Hadamard transforms for signal processing , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[22]  Robert B. Northrop,et al.  Introduction to Instrumentation and Measurements , 2018 .

[23]  Ahmed Bouridane,et al.  FPGA-Based Discrete Wavelet Transforms System , 2001, FPL.

[24]  Abbes Amira,et al.  A novel architecture for Walsh Hadamard transforms using distributed arithmetic principles , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[25]  G. A. Ruiz,et al.  Parallel-pipeline 2-D DCT/IDCT processor chip , 2005, SPIE Microtechnologies.

[26]  M.N.S. Swamy,et al.  An improved radix-16 FFT algorithm , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[27]  A. Papoulis.  Signal Analysis , 1977 .

[28]  Brad Hutchings,et al.  The flexibility of configurable computing , 1998 .

[29]  Soo-Chang Pei,et al.  Split vector-radix-2/8 2-D fast Fourier transform , 2004, IEEE Signal Processing Letters.

[30]  A. Krall,et al.  A scalable embedded DSP core for SoC applications , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[31]  M. Omair Ahmad,et al.  A General Class of Split-Radix FFT Algorithms for the Computation of the DFT of Length-$2^{m}$ , 2007, IEEE Transactions on Signal Processing.

[32]  Wael M. Badawy,et al.  A VLSI prototype for Hadamard transform with application to MPEG-4 part 10 , 2004, 2004 IEEE International Conference on Multimedia and Expo (ICME) (IEEE Cat. No.04TH8763).

[33]  Daisuke Takahashi,et al.  High-performance parallel FFT algorithms for the HITACHI SR8000 , 2000, Proceedings Fourth International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region.

[34]  Moon Ho Lee,et al.  Efficient hardware implementation of hybrid cosine-fourier-wavelet transforms on a single FPGA , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[35]  See-May Phoong,et al.  Lapped Hadamard transforms and filter banks , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[36]  Nicolas Sklavos,et al.  An efficient VLSI implementation for forward and inverse wavelet transform for JPEG2000 , 2002, 2002 14th International Conference on Digital Signal Processing Proceedings. DSP 2002 (Cat. No.02TH8628).

[37]  N. Mahdavi,et al.  VLSI Implementation of High Speed and High Resolution FFT Algorithm Based on Radix 2 for DSP Application , 2007, 2007 5th Student Conference on Research and Development.

[38]  Yvon Savaria,et al.  A new memory reference reduction method for FFT implementation on DSP , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[39]  Jarmo Takala,et al.  Design of transport triggered architecture processor for discrete cosine transform , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[40]  Wai-kuen Cham,et al.  Fast Algorithm for Walsh Hadamard Transform on Sliding Windows , 2010, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[41]  S. Bampi,et al.  Pipelined fast 2D DCT architecture for JPEG image compression , 2001, Symposium on Integrated Circuits and Systems Design.

[42]  Abbes Amira,et al.  An FPGA based Walsh Hadamard transforms , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[43]  R. Gopikakumari,et al.  A Fast Approach to Visual Representation of Selected DFT for ((N))4=2 , 2003, CISST.

[44]  M. Omair Ahmad,et al.  Efficient output-pruning of the 2-D FFT algorithm , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[45]  Jagdish Chandra Patra,et al.  Fully-pipelined efficient architectures for FPGA realization of discrete Hadamard transform , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[46]  V. Paul Rodriguez.  A radix-2 FFT algorithm for Modern Single Instruction Multiple Data (SIMD) architectures , 2002 .

[47]  Shih-Chang Hsia,et al.  Shift-Register-Based Data Transposition for Cost-Effective Discrete Cosine Transform , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[48]  Y. Wang,et al.  Novel Memory Reference Reduction Methods for FFT Implementations on DSP Processors , 2007, IEEE Transactions on Signal Processing.

[49]  Ioannis Pitas,et al.  Digital Image Processing Algorithms and Applications , 2000 .

[50]  B. Venkataramani,et al.  Optimization techniques for FPGA-based wave-pipelined DSP blocks , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[51]  M. Kuulusa,et al.  Hardware unit for OVSF/Walsh/Hadamard code generation [3G mobile communication applications] , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[52]  Q. Liu,et al.  Accurate algorithms for nonuniform fast forward and inverse Fourier transforms and their applications , 1998, IGARSS '98. Sensing and Managing the Environment. 1998 IEEE International Geoscience and Remote Sensing. Symposium Proceedings. (Cat. No.98CH36174).

[53]  Lin Yang,et al.  Design of a 3780-point IFFT processor for TDS-OFDM , 2002, IEEE Trans. Broadcast..

[54]  Jaideva C. Goswami,et al.  Fundamentals of wavelets , 1999 .

[55]  Qing Huo Liu,et al.  Fast Fourier transform for discontinuous functions , 2004, IEEE Transactions on Antennas and Propagation.

[56]  Alok N. Choudhary,et al.  FPGA hardware synthesis from MATLAB , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[57]  Wen-Hsiang Hu,et al.  Parallel FFT Algorithms on Network-on-Chips , 2008, Fifth International Conference on Information Technology: New Generations (itng 2008).

[58]  Tun Zainal Azni Zulkifli,et al.  Design of 16-point Radix-4 Fast Fourier Transform in 0.18µm CMOS Technology , 2007 .

[59]  Pere Martí-Puig,et al.  A Family of Fast Walsh Hadamard Algorithms With Identical Sparse Matrix Factorization , 2006, IEEE Signal Processing Letters.

[60]  Sin-Chong Park,et al.  Modified SDF Architecture for Mixed DIF/DIT FFT , 2006, 2006 International Conference on Communication Technology.

[61]  P. Lenders,et al.  On the implementation of nonseparable two-dimensional Haar wavelet transforms , 1999, IEEE Trans. Signal Process..

[62]  Emmanuel Ifeachor,et al.  Digital Signal Processing: A Practical Approach , 1993 .

[63]  Earl E. Swartzlander,et al.  The hazard-free superscalar pipeline fast fourier transform algorithm and architecture , 2007, 2007 IFIP International Conference on Very Large Scale Integration.

[64]  Gustavo A. Ruiz,et al.  Memory efficient programmable processor chip for inverse Haar transform , 1998, IEEE Trans. Signal Process..

[65]  Guoan Bi,et al.  Pipelined Hardware Structure for Sequency-Ordered Complex Hadamard Transform , 2008, IEEE Signal Processing Letters.

[66]  Sylvain Guilley,et al.  An 8×8 run-time reconfigurable FPGA embedded in a SoC , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[67]  A. Antoniou.  Digital Signal Processing: Signals, Systems, and Filters , 2005 .

[68]  Prithviraj Banerjee,et al.  Overview of a compiler for synthesizing MATLAB programs onto FPGAs , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[69]  Zhong Cui-xiang,et al.  Some New Parallel Fast Fourier Transform Algorithms , 2005 .

[70]  Anil K. Jain.  Fundamentals of Digital Image Processing , 2018, Control of Color Imaging Systems.

[71]  Maher Rizkalla,et al.  VHDL Implementation of the Fast Wavelet Transform , 2006, J. VLSI Signal Process..

[72]  R. Gopikakumari,et al.  Semantic Rule Based Visual Representation of 2-D DFT for N=6 , 2003, CISST.

[73]  Shiv Balakrishnan,et al.  Efficient DSP algorithm development for FPGA and ASIC technologies , 2007, 2007 IFIP International Conference on Very Large Scale Integration.

[74]  D. Takahashi,et al.  An extended split-radix FFT algorithm , 2001, IEEE Signal Processing Letters.

[75]  K. P. Soman,et al.  Insight into Wavelets: From Theory to Practice , 2005 .

[76]  Steven G. Johnson,et al.  FFTW: an adaptive software architecture for the FFT , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[77]  Jan M. Rabaey,et al.  VLSI design and implementation fuels the signal-processing revolution , 1998 .

[78]  Álvaro Hernández,et al.  Lossless implementation in VHDL of an image wavelet transform , 2003, EFTA 2003. 2003 IEEE Conference on Emerging Technologies and Factory Automation. Proceedings (Cat. No.03TH8696).

[79]  R Gopikakumari,et al.  Investigations On The Development Of An Ann Model & Visual Manipulation Approach For 2-D Dft Computation In Image Processing , 1998 .

[80]  K. Gorecki,et al.  DFT algorithm analysis in low-cost power quality measurement systems based on a DSP processor , 2007, 2007 9th International Conference on Electrical Power Quality and Utilisation.

[81]  Md. Shabiul Islam,et al.  Implementation of Discrete Wavelet Transform ( DWT ) for Image Compression , 2004 .

[82]  O. Martin,et al.  Programmable processor for on-line computing of inverse Haar transform , 2001 .

[83]  Keshab K. Parhi,et al.  Low-Cost Fast VLSI Algorithm for Discrete Fourier Transform , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[84]  Eric Senn,et al.  A more efficient and flexible DSP design flow from Matlab-Simulink [FFT algorithm example] , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[85]  Chih-Peng Fan,et al.  A Grouped Fast Fourier Transform Algorithm Design For Selective Transformed Outputs , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[86]  Yuh-Ming Huang,et al.  A refined fast 2-D discrete cosine transform algorithm with regular butterfly structure , 1998 .

[87]  M. J. Roberts.  Fundamentals of Signals and Systems , 2007 .

[88]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[89]  Gang Ren,et al.  A novel fixed-point FFT algorithm on embedded digital signal processing systems , 2000, WCC 2000 - ICSP 2000. 2000 5th International Conference on Signal Processing Proceedings. 16th World Computer Congress 2000.

[90]  Z. Szadkowski,et al.  An optimization of 16-point Discrete Cosine Transform implemented into a FPGA as a design for a spectral 1st level surface detector trigger in the Pierre Auger Observatory , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.