Dopingless Tunnel Field-Effect Transistor With Oversized Back Gate: Proposal and Investigation

Tunnel field-effect transistors (TFETs) have shown attractive device performance making them a potential candidate to replace MOSFETs in future technologies. However, the inherent ambipolar characteristic of TFETs poses challenge in digital applications. The gate–drain overlap in conventional TFETs efficiently suppresses the ambipolar conductivity. On the other hand, in dopingless TFETs (DLTFETs), due to the requirement of separate gate and drain electrodes for electrostatically creating doped and intrinsic regions, gate–drain overlap cannot be realized. However, gate–drain overlap can be effectively realized using oversized back gate (OBG). Therefore, in this paper, we have proposed a DLTFET with an OBG that effectively suppresses ambipolar behavior even upto gate voltage <inline-formula> <tex-math notation="LaTeX">${V}_{\textsf {GS}} = -\textsf {1}$ </tex-math></inline-formula> V. Misalignment study is also performed for the gate length <inline-formula> <tex-math notation="LaTeX">${L}_{G} = \textsf {20}$ </tex-math></inline-formula> nm which has been reported to degrade the tunneling phenomenon at gate–source interface. It is observed that the proposed device is more tolerant to misalignment due to its OBG. The OBG also provides improvement in <inline-formula> <tex-math notation="LaTeX">${I}_{\textsf {on}}$ </tex-math></inline-formula> (<inline-formula> <tex-math notation="LaTeX">$\sim 1.4\times $ </tex-math></inline-formula>) due to enhanced band bending at gate–source interface. To demonstrate the advantage of proposed device architecture over existing architectures, we compare the performance of proposed device with other existing techniques such as dual material gate and dual material drain architectures. The OBG-DLTFET has shown better ambipolar and on-state characteristics in comparison to the existing techniques.

[2]  Dheeraj Sharma,et al.  Design and Analysis of Polarity Controlled Electrically Doped Tunnel FET With Bandgap Engineering for Analog/RF Applications , 2017, IEEE Transactions on Electron Devices.

[3]  R. Hueting,et al.  Electrostatic Doping in Semiconductor Devices , 2017, IEEE Transactions on Electron Devices.

[4]  Jawar Singh,et al.  Potential Benefits and Sensitivity Analysis of Dopingless Transistor for Low Power Applications , 2015, IEEE Transactions on Electron Devices.

[5]  Jean-Pierre Colinge,et al.  FinFETs and Other Multi-Gate Transistors , 2007 .

[6]  A. Shaker,et al.  Influence of Drain Doping Engineering on the Ambipolar Conduction and High-Frequency Performance of TFETs , 2017, IEEE Transactions on Electron Devices.

[7]  Sung Hwan Kim,et al.  Study of Random Dopant Fluctuation Induced Variability in the Raised-Ge-Source TFET , 2013, IEEE Electron Device Letters.

[8]  Dheeraj Sharma,et al.  A Barrier Controlled Charge Plasma-Based TFET With Gate Engineering for Ambipolar Suppression and RF/Linearity Performance Improvement , 2017, IEEE Transactions on Electron Devices.

[9]  M. J. Kumar,et al.  Doping-Less Tunnel Field Effect Transistor: Design and Investigation , 2013, IEEE Transactions on Electron Devices.

[10]  D. Sharma,et al.  Impact of Interface Trap Charges on Performance of Electrically Doped Tunnel FET With Heterogeneous Gate Dielectric , 2017, IEEE Transactions on Device and Materials Reliability.

[11]  Paul S. Peercy,et al.  The drive to miniaturization , 2000, Nature.

[12]  Bhagwan Ram Raad,et al.  Introduction of a metal strip in oxide region of junctionless tunnel field-effect transistor to improve DC and RF performance , 2017 .

[13]  Ian A. Young,et al.  Tunnel Field-Effect Transistors: Prospects and Challenges , 2015, IEEE Journal of the Electron Devices Society.

[15]  M. J. Kumar,et al.  Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain , 2014, IEEE Journal of the Electron Devices Society.

[16]  Mansun Chan,et al.  The gate misalignment effects of the sub-threshold characteristics of sub-100 nm DG-MOSFETs , 2002, Proceedings 2002 IEEE Hong Kong Electron Devices Meeting (Cat. No.02TH8616).

[17]  Rakesh Kumar Sarin,et al.  Performance investigation of InAs based dual electrode tunnel FET on the analog/RF platform , 2016 .

[18]  K. Maex,et al.  Tunnel field-effect transistor without gate-drain overlap , 2007 .

[19]  M. J. Kumar,et al.  Controlling the Drain Side Tunneling Width to Reduce Ambipolar Current in Tunnel FETs Using Heterodielectric BOX , 2015, IEEE Transactions on Electron Devices.

[20]  Dheeraj Sharma,et al.  Drain Work Function Engineered Doping-Less Charge Plasma TFET for Ambipolar Suppression and RF Performance Improvement: A Proposal, Design, and Investigation , 2016, IEEE Transactions on Electron Devices.

[21]  M. Vinet,et al.  Experimental evaluation of gate architecture influence on DG SOI MOSFETs performance , 2005, IEEE Transactions on Electron Devices.

[22]  Sarunya Bangsaruntip,et al.  Universality of Short-Channel Effects in Undoped-Body Silicon Nanowire MOSFETs , 2010, IEEE Electron Device Letters.

[23]  Bhagwan Ram Raad,et al.  A New Design Approach of Dopingless Tunnel FET for Enhancement of Device Characteristics , 2017, IEEE Transactions on Electron Devices.

[24]  Rakesh Kumar Sarin,et al.  Analog performance investigation of misaligned double gate junctionless transistor , 2015 .

[25]  Naushad Alam,et al.  Impact of asymmetric dual-k spacers on tunnel field effect transistors , 2018 .

[26]  Dharmendra Singh Yadav,et al.  Analysis of a Novel Metal Implant Junctionless Tunnel FET for Better DC and Analog/RF Electrostatic Parameters , 2017, IEEE Transactions on Electron Devices.

[27]  C.R. Cleavelin,et al.  Quantum-mechanical effects in trigate SOI MOSFETs , 2006, IEEE Transactions on Electron Devices.

[28]  B. Ghosh,et al.  Junctionless Tunnel Field Effect Transistor , 2013, IEEE Electron Device Letters.

[29]  M. Orlowski,et al.  Carrier transport near the Si/SiO2 interface of a MOSFET , 1989 .

[30]  Sajad A. Loan,et al.  Electrostatically Doped DSL Schottky Barrier MOSFET on SOI for Low Power Applications , 2018, IEEE Journal of the Electron Devices Society.