论文信息 - A 10b 100kS/s SAR ADC with charge recycling switching method

A 10b 100kS/s SAR ADC with charge recycling switching method

This paper presents a low-voltage and energy-efficient 10b SAR ADC which manipulates charge recycling switching method for saving the switching energy. In additional, a window-based reconfigurable comparator is used to achieve fast comparison and small power dissipation. The proposed 10b SAR ADC operates at 100kS/s with 0.4V supply voltage in 90nm CMOS. The measurement results show that the prototype ADC achieve 55.37dB SNDR at Nyquist rate with only 107nW. The Figure-of-Merit (FoM) is 2.23fJ/conv.-step.

Soon-Jyh Chang | Ying-Zu Lin | Guan-Ying Huang | Kai-Hsiang Chiang

[1] Jon Guerber,et al. Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[2] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[3] Chung-Ming Huang,et al. A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[4] Hsin-Shu Chen,et al. A 3.2fJ/c.-s. 0.35V 10b 100KS/s SAR ADC in 90nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[5] Kathleen Philips,et al. A 0.7V 7-to-10bit 0-to-2MS/s flexible SAR ADC for ultra low-power wireless sensor nodes , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[6] Soon-Jyh Chang,et al. A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications , 2012, IEEE Journal of Solid-State Circuits.

[7] Chih-Cheng Hsieh,et al. A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.