Bifurcations and fundamental error bounds for fault-tolerant computations

In the emerging nanotechnologies, faulty components may be an integral part of a system. For the system to be reliable, the error of the building blocks has to be smaller than a threshold. Therefore, finding exact error thresholds for noisy gates is one of the most challenging problems in fault-tolerant computations. Under the von Neumann's probabilistic computing framework, we show that computation by circuits built out of noisy NAND gates with an arbitrary number of K inputs under worst case operation can be readily described by nonlinear discrete maps. Bifurcation analysis of such maps naturally gives the exact error thresholds above which no reliable computation is possible. It is further shown that the maximum threshold value for a K-input NAND gate is obtained when K=5. This implies that if one chooses NAND gate as basic building blocks, then the optimal number of inputs for the NAND gate may be very different from the conventional value of 2. The analysis technique generalizes to other types of gates and circuits that use voting to improve reliability, as well as a network built out of the so-called para-restituted NAND gates recently proposed by Sadek et al. Nonlinear dynamics theory offers an interesting perspective to study rich nonlinear interactions among faulty components and design nanoscale fault-tolerant architectures.

[1]  C. Dekker,et al.  Logic Circuits with Carbon Nanotube Transistors , 2001, Science.

[2]  M. Forshaw,et al.  Architectures for reliable computing with unreliable nanodevices , 2001, Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516).

[3]  S. Roy,et al.  Multiplexing schemes for cost-effective fault-tolerance , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[4]  Seth Copen Goldstein,et al.  NanoFabrics: spatial computing using molecular electronics , 2001, ISCA 2001.

[5]  Jie Han,et al.  A Study on Fault-Tolerant Circuits Using Redundancy , 2003, VLSI.

[6]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[7]  Evans,et al.  Equilibrium microstates which generate second law violating steady states. , 1994, Physical review. E, Statistical physics, plasmas, fluids, and related interdisciplinary topics.

[8]  E. Braun,et al.  DNA-Templated Carbon Nanotube Field-Effect Transistor , 2003, Science.

[9]  W. Zurek.  Decoherence and the Transition from Quantum to Classical—Revisited , 2003, quant-ph/0306072.

[10]  C. Lieber,et al.  Nanowire Crossbar Arrays as Address Decoders for Integrated Nanosystems , 2003, Science.

[11]  P. Jonker,et al.  A defect-?and fault-tolerant architecture for nanocomputers , 2003 .

[12]  Alexander A. Shvartsman,et al.  Fault-Tolerant Parallel Computation , 1997 .

[13]  E. Knill,et al.  Resilient Quantum Computation , 1998 .

[14]  R. Ramaswami,et al.  Book Review: Design and Analysis of Fault-Tolerant Digital Systems , 1990 .

[15]  Nicholas Pippenger,et al.  Reliable computation by formulas in the presence of noise , 1988, IEEE Trans. Inf. Theory.

[16]  K. Banerjee,et al.  SETMOS: a novel true hybrid SET-CMOS high current Coulomb blockade oscillation cell for future nano-scale analog ICs , 2003, IEEE International Electron Devices Meeting 2003.

[17]  S. Wiggins.  Introduction to Applied Nonlinear Dynamical Systems and Chaos , 1989 .

[18]  Valeriu Beiu,et al.  A novel highly reliable low-power nano architecture when von Neumann augments Kolmogorov , 2004, Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004..

[19]  A. S. Sadek,et al.  Parallel information and computation with restitution for noise-tolerant nanoscale logic networks , 2003 .

[20]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[21]  Leonard J. Schulman,et al.  Signal propagation and noisy circuits , 1999, IEEE Trans. Inf. Theory.

[22]  Barry W. Johnson.  Design & analysis of fault tolerant digital systems , 1988 .

[23]  I. Tinoco,et al.  Equilibrium Information from Nonequilibrium Measurements in an Experimental Test of Jarzynski's Equality , 2002, Science.

[24]  William S. Evans,et al.  On the Maximum Tolerable Noise for Reliable Computation by Formulas , 1998, IEEE Trans. Inf. Theory.

[25]  L. Schulman,et al.  Information theory and noisy computation , 1995, Proceedings of 1995 IEEE International Symposium on Information Theory.

[26]  Jie Han,et al.  A system architecture solution for unreliable nanoelectronic devices , 2002 .

[27]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[28]  A. S. Sadek,et al.  Fault-tolerant techniques for nanocomputers , 2002 .

[29]  Jie Han,et al.  A Fault-Tolerant Technique for Nanocomputers : NAND Multiplexing , 2002 .

[30]  Debra J Searles,et al.  Experimental demonstration of violations of the second law of thermodynamics for small systems and short time scales. , 2002, Physical review letters.

[31]  Ki-Whan Song,et al.  Realistic single-electron transistor modeling and novel CMOS/SET hybrid circuits , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..