Fast Ramped Voltage Characterization of Single Trap Bias and Temperature Impact on Time-Dependent \(V_{\rm TH}\) Variability

Relentless performance and density scaling of modern CMOS devices has come at the expense of circuit stability and variability. In this paper, we specifically reveal how switching traps can cause intolerable V<sub>TH</sub> shifts and fluctuations, which are even visible during the I<sub>D</sub>-V<sub>G</sub> tracing in nanometer-scaled devices. Exploiting this feature, we have developed a methodology for random telegraph noise assessment capable of determining the capture and emission times τ<sub>c</sub> and τ<sub>e</sub>, and their impact on V<sub>TH</sub> as a function of gate voltage V<sub>G</sub> and temperature T. This information is crucial for developing circuit simulators that assess the impact of single traps in the full V<sub>G</sub> swing and operational temperatures.

[1]  A. Asenov,et al.  Accuracy and Issues of the Spectroscopic Analysis of RTN Traps in Nanoscale MOSFETs , 2013, IEEE Transactions on Electron Devices.

[2]  T. Grasser,et al.  Ubiquitous relaxation in BTI stressing—New evaluation and insights , 2008, 2008 IEEE International Reliability Physics Symposium.

[3]  V. Huard,et al.  NBTI degradation: From transistor to SRAM arrays , 2008, 2008 IEEE International Reliability Physics Symposium.

[4]  N. Horiguchi,et al.  Response of a single trap to AC negative Bias Temperature stress , 2011, 2011 International Reliability Physics Symposium.

[5]  M. J. Kirton,et al.  Capture and emission kinetics of individual Si:SiO2 interface states , 1986 .

[6]  R. Degraeve,et al.  Correlation of single trapping and detrapping effects in drain and gate currents of nanoscaled nFETs and pFETs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[7]  Z. Çelik-Butler,et al.  A method for locating the position of oxide traps responsible for random telegraph signals in submicron MOSFETs , 2000 .

[8]  M. Nelhiebel,et al.  The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.

[9]  Francky Catthoor,et al.  Implications of BTI-Induced Time-Dependent Statistics on Yield Estimation of Digital Circuits , 2014, IEEE Transactions on Electron Devices.

[10]  Chang Seo Park,et al.  Mechanism of Electron Trapping and Characteristics of Traps in $\hbox{HfO}_{2}$ Gate Stacks , 2007, IEEE Transactions on Device and Materials Reliability.

[11]  E. Simoen,et al.  Highly scalable effective work function engineering approach for multi-VT modulation of planar and FinFET-based RMG high-k last devices for (Sub-)22nm nodes , 2013, 2013 Symposium on VLSI Technology.

[12]  A. Veloso,et al.  Temperature and voltage dependences of the capture and emission times of individual traps in high-k dielectrics , 2011 .

[13]  K. Takeuchi,et al.  Statistical characterization of trap position, energy, amplitude and time constants by RTN measurement of multiple individual traps , 2010, 2010 International Electron Devices Meeting.

[14]  Andrew R. Brown,et al.  RTS amplitudes in decananometer MOSFETs: 3-D simulation study , 2003 .

[15]  Andrea L. Lacaita,et al.  Three-Dimensional Electrostatics- and Atomistic Doping-Induced Variability of RTN Time Constants in Nanoscale MOS Devices—Part II: Spectroscopic Implications , 2012, IEEE Transactions on Electron Devices.

[16]  Tibor Grasser,et al.  Depth localization of positive charge trapped in silicon oxynitride field effect transistors after positive and negative gate bias temperature stress , 2011 .

[17]  K. Takeuchi,et al.  Direct observation of RTN-induced SRAM failure by accelerated testing and its application to product reliability assessment , 2010, 2010 Symposium on VLSI Technology.

[18]  G. Dewey,et al.  BTI reliability of 45 nm high-K + metal-gate process technology , 2008, 2008 IEEE International Reliability Physics Symposium.

[19]  D. Frank,et al.  Understanding short-term BTI behavior through comprehensive observation of gate-voltage dependence of RTN in highly scaled high-κ / metal-gate pFETs , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[20]  Ching-Wei Tsai,et al.  A novel transient characterization technique to investigate trap properties in HfSiON gate dielectric MOSFETs-from single electron emission to PBTI recovery transient , 2006, IEEE Transactions on Electron Devices.

[21]  D. Vasileska,et al.  Modeling of deep-submicrometer MOSFETs: random impurity effects, threshold voltage shifts and gate capacitance attenuation , 1998, 1998 Sixth International Workshop on Computational Electronics. Extended Abstracts (Cat. No.98EX116).

[22]  B. Kaczer,et al.  Analytic modeling of the bias temperature instability using capture/emission time maps , 2011, 2011 International Electron Devices Meeting.

[23]  R. Degraeve,et al.  Statistical spectroscopy of switching traps in deeply scaled vertical poly-Si channel for 3D memories , 2013, 2013 IEEE International Electron Devices Meeting.

[24]  M. Hargrove,et al.  Characterization of Fast Relaxation During BTI Stress in Conventional and Advanced CMOS Devices With $\hbox{HfO}_{2}/\hbox{TiN}$ Gate Stacks , 2008, IEEE Transactions on Electron Devices.

[25]  K. Takeuchi,et al.  Single-charge-based modeling of transistor characteristics fluctuations based on statistical measurement of RTN amplitude , 2006, 2009 Symposium on VLSI Technology.

[26]  Christian Monzio Compagnoni,et al.  Impact of Nonuniform Doping on Random Telegraph Noise in Flash Memory Devices , 2012, IEEE Transactions on Electron Devices.

[27]  N. Horiguchi,et al.  Impact of single charged gate oxide defects on the performance and scaling of nanoscaled FETs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).