LEGEND: a language for generic component library description

LEGEND is a novel generator-generator language for the definition, generation, and maintenance of generic component libraries used in high-level hardware synthesis. Each LEGEND description generates a library generator GENUS, which is organized as a hierarchy of generic component generators, templates, and instances. High-level synthesis systems typically transform the abstract behavior of a design into an interconnection of generic component instances derived from a library such as GENUS. Although existing hardware description languages (such as VHDL) can effectively describe particular component libraries, they lack the capability of generating these component libraries from a high-level description. LEGEND complements a language such as VHDL by providing a component library generator-generator with behavioral models for simulation and subsequent synthesis. LEGEND generated components have realistic register transfer semantics, including clocking, asynchrony, and data bidirectionality. LEGEND's simple and extensible syntax allows users to add and modify component types easily. LEGEND is currently implemented on SUN3s under C/UNIX.<<ETX>>

[1]  Alice C. Parker,et al.  Tutorial on high-level synthesis , 1988, DAC '88.

[2]  Wayne H. Wolf,et al.  How to build a hardware description and measurement system on an object-oriented programming language , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  John Batali,et al.  The Design Procedure Language Manual , 1980 .

[4]  Donald L. Dietmeyer,et al.  A Digital System Design Language (DDL) , 1968, IEEE Transactions on Computers.

[5]  Daniel Gajski,et al.  Knowledge Based Control in Micro-Architecture Design , 1987, 24th ACM/IEEE Design Automation Conference.

[6]  Daniel Gajski,et al.  MILO: a microarchitecture and logic optimizer , 1988, DAC '88.

[7]  Mario Barbacci,et al.  Instruction set processor specifications (ISPS): The notation and its applications , 1981, IEEE Transactions on Computers.

[8]  Harold Brown,et al.  Palladio: An exploratory environment for circuit design , 1983, Computer.

[9]  Daniel D. Gajski,et al.  Synthesis from VHDL , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[10]  Nikil Dutt.  GENUS : a generic component library for high level synthesis , 1988 .

[11]  Daniel D. Gajski,et al.  Exel: A language for interactive behavioral synthesis , 1988 .