An integrated FPGA design framework: custom designed FPGA platform and application mapping toolset development

Summary form only given. A complete system for the implementation of digital logic in a fine-grain reconfigurable platform is introduced. The system is composed of two parts: The fine-grain reconfigurable hardware platform (FPGA) on which the logic is implemented and the set of CAD tools for mapping logic to the FPGA platform. The novel energy-efficient FPGA architecture was designed and simulated in STM 0.18/spl mu/m CMOS technology. Concerning the tool flow, each tool can operate as a standalone program as well as part of a complete design framework, composed by existing and new tools.

[1]  George Varghese,et al.  The design of a low energy FPGA , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[2]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[3]  Carl Ebeling,et al.  MONTAGNE: An FPL for Synchronous and Asynchronous Circuits , 1992, FPL.

[4]  Manoj Sachdev,et al.  A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Jef L. van Meerbergen,et al.  Embedded Reconfigurable Logic Core for DSP Applications , 2002, FPL.

[6]  Vaughn Betz,et al.  Circuit design, transistor sizing and wire layout of FPGA interconnect , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[7]  Vaughn Betz,et al.  FPGA routing architecture: segmentation and buffering to optimize speed and density , 1999, FPGA '99.

[8]  Vaughn Betz,et al.  Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[9]  Ettore Napoli,et al.  Analysis of power dissipation in double edge-triggered flip-flops , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Manoj Sachdev,et al.  Low power, testable dual edge triggered flip-flops , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[11]  Carl Ebeling,et al.  The Triptych FPGA architecture , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Amol J. Mupid,et al.  Testable Clock Routing Architecture for Field Programmable Gate Arrays , 2003, FPL.

[13]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[14]  J. Rose,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2000, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Steven J. E. Wilton,et al.  A Flexible Power Model for FPGAs , 2002, FPL.

[16]  Eby G. Friedman,et al.  Unification of speed, power, area, and reliability in CMOS tapered buffer design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[17]  Carl Ebeling,et al.  TRIPTYCH: A New FPGA Architecture , 1991 .

[18]  Jan M. Rabaey,et al.  Low-Energy FPGAs - Architecture and Design , 2001 .

[19]  Manoj Sachdev,et al.  A comparative analysis of dual edge triggered flip-flops , 2000, 2000 Canadian Conference on Electrical and Computer Engineering. Conference Proceedings. Navigating to a New Era (Cat. No.00TH8492).

[20]  Vaughn Betz,et al.  VPR and T-VPack User''s Manual , 2000 .