论文信息 - Four-way processor 800 MT/s front side bus with ground referenced voltage source I/O

Four-way processor 800 MT/s front side bus with ground referenced voltage source I/O

A 40 cm multi-drop bus shared by 5 test chips to emulate 4 processors and a chipset runs error free at 800 MT/s with 130 mV margin using Ground Referenced Voltage Source (GRVS) I/O scheme. For comparison, when the same test chip is programmed to use Gunning Transceiver Logic (GTL), the bus speed is 500 MT/s for the same 130 mV margin under identical conditions.

T.P. Thomas | I.A. Young

[1] A. Taylor,et al. Dynamic termination output driver for a 600 MHz microprocessor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[2] Michael Ang,et al. TP 15.1 Dynamic Termination Output Driver for a 600MHz Microprocessor , 2000 .

[3] B. Gunning,et al. A CMOS low-voltage-swing transmission-line transceiver , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.