A channel-erasing 1.8-V-only 32-Mb NOR flash EEPROM with a bitline direct sensing scheme
暂无分享,去创建一个
H. Watanabe | S. Yamada | Y. Takano | T. Watanabe | S. Atsumi | H. Shiga | M. Saito | T. Tanzawa | T. Taura | T. Miyaba | M. Matsui | K. Isobe | S. Mori | A. Umezawa | S. Kitamura | S. Atsumi | H. Shiga | A. Umezawa | T. Miyaba | S. Yamada | T. Taura | Toshiharu Watanabe | Seiichiro Mori | T. Tanzawa | Shota Kitamura | Y. Takano | Michiharu Matsui | H. Watanabe | Kazuaki Isobe | Masanobu Saito
[1] Toru Tanzawa,et al. Optimization of word-line booster circuits for low-voltage flash memories , 1999 .
[2] J.C. Chen,et al. A 2.7 V only 8 Mb/spl times/16 NOR flash memory , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.
[3] Y. Iyama,et al. A 3.3 V-only 16 Mb flash memory with row-decoding scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[4] S. Haddad,et al. An investigation of erase-mode dependent hole trapping in flash EEPROM memory cell , 1990, IEEE Electron Device Letters.
[5] Shinichi Kobayashi,et al. A New Erasing And Row Decoding Scheme For Low Supply Voltage Operation 16Mb/64Mb Flash EEPROMs , 1991, 1991 Symposium on VLSI Circuits.
[6] T. Jinbo,et al. A 5 V-only 16 Mb flash memory with sector-erase mode , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[7] S. Atsumi,et al. A sampling weak-program method to tighten Vth-distribution of 0.5 V for low-voltage flash memories , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).
[8] S. Yamada,et al. A 5 V-only 0.6 mu m flash EEPROM with row decoder scheme in triple-well structure , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[9] K. E. Kuijk,et al. A precision reference voltage source , 1973 .