ESD protection design for CMOS RF integrated circuits

ESD protection design for CMOS RF integrated circuits is proposed in this paper by using the stacked polysilicon diodes as the input ESD protection devices to reduce the total input capacitance and to avoid the noise coupling from the common substrate. The ESD level of the stacked polysilicon diodes on the I/O pad is restored by using the turn-on efficient power-rail ESD clamp circuit, which is constructed by substrate-triggered technique. This polysilicon diode is fully process-compatible to general sub-quarter-micron CMOS processes.

[1]  Tung-Yang Chen,et al.  Design on ESD protection circuit with very low and constant input capacitance , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[2]  Ming-Dou Ker,et al.  On-chip ESD protection design by using polysilicon diodes in CMOS technology for smart card application , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[3]  Ming-Dou Ker,et al.  Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35-/spl mu/m silicide CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[4]  C. Duvvury,et al.  Substrate pump NMOS for ESD protection applications , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[5]  Ranjit Gharpurey.  A methodology for measurement and characterization of substrate noise in high frequency circuits , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[6]  Tung-Yang Chen,et al.  ESD protection design on analog pin with very low input capacitance for RF or current-mode applications , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[7]  Tung-Yang Chen,et al.  Novel input ESD protection circuit with substrate-triggering technique in a 0.25-/spl mu/m shallow-trench-isolation CMOS technology , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[8]  M.D. Lammert,et al.  ESD sensitivity study of various diode protection circuits implemented in a production 1 /spl mu/m GaAs HBT technology , 1999, 1999 GaAs Reliability Workshop. Proceedings (Cat. No.00TH8459).

[9]  Charvaka Duvvury,et al.  Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes , 1995, Proceedings of International Electron Devices Meeting.

[10]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[11]  Timothy J. Maloney,et al.  Novel clamp circuits for IC power supply protection , 1995 .

[12]  Tung-Yang Chen,et al.  ESD protection design in a 0.18-/spl mu/m salicide CMOS technology by using substrate-triggered technique , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[13]  Marise Bafleur,et al.  Bipolar/BiCMOS circuits and technology meeting , 2003 .

[14]  G.P. Li,et al.  ESD performance optimization of ballast resistor on power AlGaAs-GaAs heterojunction bipolar transistor technology , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[15]  Ming-Dou Ker,et al.  Whole-chip ESD protection design for submicron CMOS VLSI , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[16]  Tung-Yang Chen,et al.  ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications , 2000, IEEE Journal of Solid-State Circuits.

[17]  James S. Dunn,et al.  ESD robustness of a BiCMOS SiGe technology , 2000, Proceedings of the 2000 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.00CH37124).

[18]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[19]  Tung-Yang Chen,et al.  ESD protection strategy for sub-quarter-micron CMOS technology: gate-driven design versus substrate-triggered design , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).

[20]  Tung-Yang Chen,et al.  Design of cost-efficient ESD clamp circuits for the power rails of CMOS ASIC's with substrate-triggering technique , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).

[21]  T. Henderson,et al.  Effects of electrostatic discharge on GaAs-based HBTs , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[22]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[24]  C. Duvvury,et al.  Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes , 1998 .

[25]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[26]  Takashi Morie,et al.  Physical design guides for substrate noise reduction in CMOS digital circuits , 2001 .

[27]  Bruce A. Wooley,et al.  Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver , 2000 .

[28]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .

[29]  D. J. Allstot,et al.  Verification of RF and mixed-signal integrated circuits for substrate coupling effects , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[30]  A. Feinberg,et al.  Random GaAs IC's ESD failures caused by RF test handler , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[31]  C. Duvvury,et al.  Achieving uniform nMOS device power distribution for sub-micron ESD reliability , 1992, 1992 International Technical Digest on Electron Devices Meeting.