90nm low leakage SoC design techniques for wireless applications
暂无分享,去创建一个
Uming Ko | L. Bouetel | C. Raibaut | H. Mair | P. Royannez | D. Scott | F. Dahan | M. Wagner | M. Streeter | J. Blasquez | H. Clasen | G. Semino | J. Dong | B. Pitts
[1] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.
[2] Suhwan Kim,et al. Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, ISLPED '03.
[3] Malgorzata Marek-Sadowska,et al. Clock and power gating with timing closure , 2003, IEEE Design & Test of Computers.