A Cross-layer based mapping for spiking neural network onto network on chip

Abstract Network-on-Chip provides a packet-based and scalable inter-connected structure for spiking neural networks. However, existing neural mapping methods just distribute all neurons of a population into an on-chip network core or nearby cores sequentially. As there is no connection among population, the population based mapping degrades inter-neuron communicating performance between different cores. This paper presents a Cross-LAyer based neural MaPping method that maps synaptic connected neurons belonging to adjacent layers into the same on-chip network node. In order to adapt to various input patterns, the strategy also takes input spike rate into consideration and remap neurons for improving mapping efficiency. The method helps to reduce inter-core communication cost. The experimental results demonstrate the efficient results of the proposed mapping strategy in the aspect of spike transfer latency as well as dynamic energy cost improvement. In the applications of handwritten digits and edge extraction, in which the type of interconnection among neurons is different, the neural mapping algorithm reduces spike average transfer latency by maximum 42.83%, and reduces dynamic energy by maximum 36.29%. Graphical Abstract Cross-layer based mapping for spiking neural network onto network on chip.

[1]  Bernard Brezzo,et al.  TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Yiping Dong,et al.  High performance and low latency mapping for neural network into network on chip architecture , 2009, 2009 IEEE 8th International Conference on ASIC.

[3]  Vivek K. Pallipuram,et al.  Acceleration of spiking neural networks in emerging multi-core and GPU architectures , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[4]  Amit Kumar Singh,et al.  Mapping on multi/many-core systems: Survey of current and emerging trends , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[5]  Jim D. Garside,et al.  SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation , 2013, IEEE Journal of Solid-State Circuits.

[6]  Christos Strydis,et al.  Optimal mapping of inferior olive neuron simulations on the Single-Chip Cloud Computer , 2014, 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV).

[7]  Liam McDaid,et al.  Hierarchical Networks-on-Chip Architecture for Neuromorphic Hardware , 2015, Evolvable Hardware.

[8]  Murray Shanahan,et al.  NeMo: A Platform for Neural Modelling of Spiking Neurons Using GPUs , 2009, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors.

[9]  Hong Guo,et al.  An efficient task mapping algorithm with power-aware optimization for network on chip , 2016, J. Syst. Archit..

[10]  Jim D. Garside,et al.  Overview of the SpiNNaker System Architecture , 2013, IEEE Transactions on Computers.

[11]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[12]  H. Sompolinsky,et al.  The tempotron: a neuron that learns spike timing–based decisions , 2006, Nature Neuroscience.

[13]  Wulfram Gerstner,et al.  SPIKING NEURON MODELS Single Neurons , Populations , Plasticity , 2002 .

[14]  Chris Yakopcic,et al.  Memristor crossbar based multicore neuromorphic processors , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[15]  Rodrigo Alvarez-Icaza,et al.  Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations , 2014, Proceedings of the IEEE.

[16]  L. Benini,et al.  Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[17]  Vincenzo Catania,et al.  Multi-objective mapping for mesh-based NoC architectures , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[18]  Ran Ginosar,et al.  Scalable network-on-chip architecture for configurable neural networks , 2011, Microprocess. Microsystems.

[19]  Gerard J. M. Smit,et al.  Modular Neural Tile Architecture for Compact Embedded Hardware Spiking Neural Network , 2013, Neural Processing Letters.

[20]  He Liu,et al.  Optimized Mapping Spiking Neural Networks onto Network-on-Chip , 2016, ICA3PP.

[21]  Fernando Gehm Moraes,et al.  Hierarchical energy monitoring for task mapping in many-core systems , 2016, J. Syst. Archit..

[22]  Andrew S. Cassidy,et al.  A million spiking-neuron integrated circuit with a scalable communication network and interface , 2014, Science.

[23]  Partha Pratim Pande,et al.  Multicast-Aware High-Performance Wireless Network-on-Chip Architectures , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Qingxiang Wu,et al.  Edge Detection Based on Spiking Neural Network Model , 2009, ICIC.

[25]  Liam McDaid,et al.  Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations , 2013, IEEE Transactions on Parallel and Distributed Systems.

[26]  A. Hodgkin,et al.  A quantitative description of membrane current and its application to conduction and excitation in nerve , 1952, The Journal of physiology.

[27]  L. Abbott,et al.  Competitive Hebbian learning through spike-timing-dependent synaptic plasticity , 2000, Nature Neuroscience.

[28]  Qingxiang Wu,et al.  A visual attention model based on hierarchical spiking neural networks , 2013, Neurocomputing.

[29]  Fernando Gehm Moraes,et al.  Trading-off system load and communication in mapping heuristics for improving NoC-based MPSoCs reliability , 2015, Sixteenth International Symposium on Quality Electronic Design.

[30]  G. Indiveri,et al.  Neuromorphic architectures for spiking deep neural networks , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[31]  Zoran A. Salcic,et al.  Temperature-aware multi-application mapping on network-on-chip based many-core systems , 2016, Microprocess. Microsystems.

[32]  Misha A. Mahowald,et al.  An Analog VLSI System for Stereoscopic Vision , 1994 .

[33]  Salvatore Monteleone,et al.  Cycle-Accurate Network on Chip Simulation with Noxim , 2016, ACM Trans. Model. Comput. Simul..

[34]  Liam McDaid,et al.  Bio-Inspired Online Fault Detection in NoC Interconnect , 2014 .

[35]  Krishnan Srinivasan,et al.  ISIS: a genetic algorithm based technique for custom on-chip interconnection network synthesis , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[36]  Shih-Chii Liu,et al.  Minitaur, an Event-Driven FPGA-Based Spiking Network Accelerator , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[37]  Eugene M. Izhikevich,et al.  Simple model of spiking neurons , 2003, IEEE Trans. Neural Networks.

[38]  Deke Guo,et al.  TL-plane-based multi-core energy-efficient real-time scheduling algorithm for sporadic tasks , 2012, TACO.

[39]  Amit Kumar Singh,et al.  Run-time mapping of multiple communicating tasks on MPSoC platforms , 2010, ICCS.

[40]  Gerard J. M. Smit,et al.  Fixed latency on-chip interconnect for hardware spiking neural network architectures , 2013, Parallel Comput..

[41]  Steve B. Furber,et al.  Population-based routing in the SpiNNaker neuromorphic architecture , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).

[42]  Johnny Öberg,et al.  Artificial neural network emulation on NOC based multi-core FPGA platform , 2012, NORCHIP 2012.