Scalable mean voter for fault-tolerant mixed-signal circuits
暂无分享,去创建一个
[1] B. Parhami. Voting networks , 1991 .
[2] B. Baylac,et al. A 1 mV MOS Comparator , 1978 .
[3] S. Roy,et al. Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures , 2005, IEEE Transactions on Nanotechnology.
[4] Shen-Iuan Liu,et al. Analog maximum, median and minimum circuit , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[5] R. Jacob Baker. Cmos: Mixed-Signal Circuit Design , 2002 .
[6] M. Nourani,et al. Scalable mean voting mechanism for fault tolerant analog circuits , 2009, 2009 4th International Design and Test Workshop (IDT).
[7] Mehrdad Nourani,et al. Highly reliable A/D converter using analog voting , 2008, 2008 IEEE International Conference on Computer Design.
[8] Israel Koren,et al. Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[9] Salvador Bracho,et al. Built-in dynamic current sensor for hard-to-detect faults in mixed-signal ICs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[10] John W. Fattaruso,et al. Fully differential ADC with rail-to-rail common-mode range and nonlinear capacitor compensation , 1990 .
[11] Mariagiovanna Sami,et al. Tolerance to transient faults in microprogrammed control units , 1990 .
[12] B.A. Wooley,et al. A two-path bandpass sigma-delta modulator with extended noise shaping , 2000, IEEE Journal of Solid-State Circuits.
[13] Elizabeth M. Rudnick,et al. A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults , 1996, IEEE Trans. Computers.
[14] G. C. Messenger,et al. Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.
[15] Terri S. Fiez,et al. Process-insensitive low-power design of switched-capacitor integrators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] S. Rezgui,et al. New Methodologies for SET Characterization and Mitigation in Flash-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.