Run fast when you can: Loop pipelining with uncertain and non-uniform memory dependencies
暂无分享,去创建一个
[1] Sven Verdoolaege,et al. Polyhedral Extraction Tool , 2012 .
[2] Patrice Quinton,et al. The mapping of linear recurrence equations on regular arrays , 1989, J. VLSI Signal Process..
[3] Steven Derrien,et al. Runtime dependency analysis for loop pipelining in High-Level Synthesis , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[4] George A. Constantinides,et al. Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS , 2015, 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines.
[5] Jason Helge Anderson,et al. Modulo SDC scheduling with recurrence minimization in high-level synthesis , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).
[6] Jason Helge Anderson,et al. LegUp: high-level synthesis for FPGA-based processor/accelerator systems , 2011, FPGA '11.
[7] Jason Cong,et al. Throughput Optimization for High-Level Synthesis Using Resource Constraints , 2014 .
[8] Zhiru Zhang,et al. SDC-based modulo scheduling for pipeline synthesis , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[9] George A. Constantinides,et al. Loop Splitting for Efficient Pipelining in High-Level Synthesis , 2016, 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM).
[10] Zhiru Zhang,et al. ElasticFlow: A complexity-effective approach for pipelining irregular loop nests , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[11] Uday Bondhugula,et al. A practical automatic polyhedral parallelizer and locality optimizer , 2008, PLDI '08.
[12] Patrice Quinton,et al. Polyhedral Bubble Insertion: A Method to Improve Nested Loop Pipelining for High-Level Synthesis , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] Shreesha Srinath,et al. Dynamic Hazard Resolution for Pipelining Irregular Loops in High-Level Synthesis , 2017, FPGA.
[14] Sven Verdoolaege,et al. isl: An Integer Set Library for the Polyhedral Model , 2010, ICMS.