论文信息 - Direct Measurement of Top and Sidewall Interface Trap Density in SOI FinFETs

Direct Measurement of Top and Sidewall Interface Trap Density in SOI FinFETs

Conventional charge pumping is demonstrated on triple-gate silicon-on-insulator FinFET gated-diode structures with varying fin widths. A simple technique is proposed and verified allowing to independently estimate fin top and sidewall interface trap density. A higher interface state density on the sidewalls is observed, which is attributed to higher fin sidewall roughness. The methodology is also demonstrated to be sensitive to fin sidewall surface crystallographic orientation. The technique presents a straightforward means of assessing the fin sidewall and topwall interface quality, which can then be directly correlated with both processing influences and reliability effects

[1] Tsu-Jae King,et al. Improvement of FinFET electrical characteristics by hydrogen annealing , 2004, IEEE Electron Device Letters.

[2] J. Kavalieros,et al. High performance fully-depleted tri-gate CMOS transistors , 2003, IEEE Electron Device Letters.

[3] J. Bokor,et al. FinFET process refinements for improved mobility and gate work function engineering , 2002, Digest. International Electron Devices Meeting,.

[4] G. Groeseneken,et al. A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[5] Jean-Pierre Colinge,et al. Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[6] Sorin Cristoloveanu,et al. Adaptation of the charge pumping technique to gated p-i-n diodes fabricated on silicon on insulator , 1991 .

[7] David J. Frank,et al. Nanoscale CMOS , 1999, Proc. IEEE.

[8] D. Schumann,et al. Vertical N-channel MOSFETs for extremely high density memories: the impact of interface orientation on device performance , 2001 .