Retiming and resynthesis: optimizing sequential networks with combinational techniques
暂无分享,去创建一个
A. Sangiovanni-Vincentelli | S. Malik | E.M. Sentovich | R.K. Brayton | R. Brayton | A. Sangiovanni-Vincentelli | S. Malik | E. Sentovich
[1] Jan M. Rabaey,et al. A VLSI wordprocessing subsystem for a real time large vocabulary continuous speech recognition system , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.
[2] Charles E. Leiserson,et al. Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .
[3] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Charles E. Leiserson,et al. Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).
[5] Robert K. Brayton,et al. The use of observability and external don't cares for the simplification of multi-level networks , 1991, DAC '90.
[6] Robert K. Brayton,et al. Multi-Level Logic Simplification Using Don't Cares and Filters , 1989, 26th ACM/IEEE Design Automation Conference.
[7] Srinivas Devadas,et al. Decomposition and factorization of sequential finite state machines , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Robert K. Brayton,et al. Performance optimization of pipelined circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[9] Srinivas Devadas,et al. Approaches to Multi-Level Sequential Logic Synthesis , 1989, 26th ACM/IEEE Design Automation Conference.