1 Gbit/s bidirectional full-wire rate communication LSI for residential gateways

A communication LSI for residential gateways has been developed. The LSI has an inline-IPsec circuit, which achieves 1 Gbit/s performance for both encryption and decryption, a small-scale high-speed look-up circuit in which only comparators are made parallel, and a hierarchical and reconfigurable QoS circuit. A 2 Gbit/s full wire rate throughput was achieved at a power consumption of 2 W.

[1]  Nghi Nguyen,et al.  Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512 , 2002, ISC.

[2]  R. Shreedhar,et al.  Efficient Fair Queuing Using Deficit Round - , 1997 .

[3]  Cheng-Wen Wu,et al.  An HMAC processor with integrated SHA-1 and MD5 algorithms , 2004 .

[4]  Chang-Soo Ha,et al.  ASIC design of IPSec hardware accelerator for network security , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[5]  Constantinos E. Goutis,et al.  Efficient implementation of the keyed-hash message authentication code (HMAC) using the SHA-1 hash function , 2004, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004..