Analysis on AES Algorithm using symmetric cryptography
暂无分享,去创建一个
[1] W. Winiecki,et al. Distributed Real-Time Measurement System Using Time-Triggered Network Approach , 2007, 2007 4th IEEE Workshop on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications.
[2] Dhiren R. Patel,et al. Optimizing the Block Cipher and Modes of Operations Overhead at the Link Layer Security Framework in the Wireless Sensor Networks , 2008, ICISS.
[3] W. Winiecki,et al. Multi-Core Programming Approach in the Real-Time Virtual Instrumentation , 2008, 2008 IEEE Instrumentation and Measurement Technology Conference.
[4] William Stallings,et al. THE ADVANCED ENCRYPTION STANDARD , 2002, Cryptologia.
[5] Tim Good,et al. AES on FPGA from the Fastest to the Smallest , 2005, CHES.
[6] Frederic P. Miller,et al. Advanced Encryption Standard , 2009 .
[7] Sandra Dominikus,et al. A Highly Regular and Scalable AES Hardware Architecture , 2003, IEEE Trans. Computers.
[8] S.A. Manavski,et al. CUDA Compatible GPU as an Efficient Hardware Accelerator for AES Cryptography , 2007, 2007 IEEE International Conference on Signal Processing and Communications.
[9] Andrew S. Tanenbaum,et al. Distributed systems: Principles and Paradigms , 2001 .
[10] William B. Langdon,et al. A fast high quality pseudo random number generator for nVidia CUDA , 2009, GECCO '09.
[11] Hironori Kasahara,et al. Practical Multiprocessor Scheduling Algorithms for Efficient Parallel Processing , 1984, IEEE Transactions on Computers.