The authors present a filter structure which employs an oversampled Sigma - Delta modulator, a binary shift register, and an SC (switched capacitor) summer to implement lowpass and bandpass type FIR (finite impulse response) filters. A long line of analog delay elements accumulates noise, offset, supply coupled noise, and clock feedthrough, and consumes large area and power. It can be replaced by a simple binary shift register if the analog input is first coded by a Sigma - Delta modulator into a binary string. Doing so saves area, reduces circuit complexity, and makes the signal immune to delay element imperfections. The high frequency quantization noise produced by the Sigma - Delta modulator is removed by the lowpass or bandpass FIR filter being implemented. The price paid for these advantages is that the clock rate in the proposed oversampled FIR structure is about a factor of four to five times higher than conventional SC circuits for similar signal bandwidths.<<ETX>>
[1]
M. Swamy,et al.
Switched-capacitor realization of FIR filters
,
1984
.
[2]
K. Matsui,et al.
CMOS video filters using switched capacitor 14 MHz circuits
,
1985
.
[3]
K. Martin,et al.
A switched-capacitor realization of multiple FIR filters on a single chip
,
1988
.
[4]
B. Heise,et al.
A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rate
,
1986
.
[5]
James C. CAhY.
A Use of Double Integration in Sigma Delta Modulation
,
1985
.
[6]
S.K. Sunter,et al.
A programmable transversal filter for voice-frequency applications
,
1981,
IEEE Journal of Solid-State Circuits.
[7]
T. Enomoto,et al.
Integrated tapped MOS analogue delay line using switched capacitor technique
,
1982
.