A 5 GS/s 150 mW 10 b SHA-Less Pipelined/SAR Hybrid ADC for Direct-Sampling Systems in 28 nm CMOS

This paper presents a 28 nm CMOS 10 b SHA-less pipelined/SAR hybrid ADC, designed to enable a direct-sampling receiver system. To achieve low power at 5 GS/s, the ADC combines pipelined and SAR quantizers, powered at 1.8 V and 1 V, respectively. A 2.5 b 2-way time-interleaved 2.5 GS/s multiplying digital-to-analog converter (MDAC) is followed by an 8 b 8-way time-interleaved 625 MHz successive-approximation register (SAR). This architecture combines the benefits of both ADC topologies and allows significant power and complexity reduction. The high-speed 2.5 b MDAC front-end simplifies the complexity of time-interleaving (TI) and provides gain for attenuating the 8 b SAR non-idealities, when referred to the ADC input, relaxing its specifications and design. To further reduce power, the 2.5 b MDAC front-end is SHA-less, and an over-range calibration loop that allows operation at multi-GHz input is introduced. A calibration technique is also proposed to align the MDAC and SAR references, whose misalignment would otherwise produce integral non-linearity (INL) degradation. The ADC achieves -61.8 dB THD, 57.1 dB SNR for a 500 MHz input, while for a 2.35 GHz input it achieves -54.7 dB THD, 46.8 dB SNR (55.8 dB SNR excluding the integrated PLL contribution). The time-interleaving spur is 70 dBc. The ADC consumes 150 mW and occupies less than 0.5 mm2.

[1]  Kathleen Philips,et al.  26.2 A 5.5fJ/conv-step 6.4MS/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[2]  Hidemi Noguchi,et al.  A 22-mW 7b 1.3-GS/s pipeline ADC with 1-bit/stage folding converter architecture , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[3]  Ramón González Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Gin-Kou Ma,et al.  SHA-Less Pipelined ADC With In Situ Background Clock-Skew Calibration , 2011, IEEE Journal of Solid-State Circuits.

[5]  Yuan Zhou,et al.  A 12b 160MS/s synchronous two-step SAR ADC achieving 20.7fJ/step FoM with opportunistic digital background calibration , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[6]  Yong-Bin Kim,et al.  A CMOS low-power low-offset and high-speed fully dynamic latched comparator , 2010, 23rd IEEE International SOC Conference.

[7]  Wei Li,et al.  A 0.45mW 12b 12.5MS/s SAR ADC with digital calibration , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[8]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[9]  Charles K. Sestok,et al.  A 12b 1GS/s SiGe BiCMOS two-way time-interleaved pipeline ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.

[10]  Han Yan,et al.  A 1.5 mW 68 dB SNDR 80 Ms/s 2 $\times$ Interleaved Pipelined SAR ADC in 28 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[11]  Behzad Razavi,et al.  A 10-b 1-GHz 33-mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[12]  J. Kornblum,et al.  A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.

[13]  Yukihiro Fujimoto,et al.  A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .

[14]  Ho-Jin Park,et al.  26.7 A 2.6b/cycle-architecture-based 10b 1 JGS/s 15.4mW 4×-time-interleaved SAR ADC with a multistep hardware-retirement technique , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[15]  Greg Unruh,et al.  An 8.5 mW, 0.07 mm2 ADPLL in 28 nm CMOS with sub-ps resolution TDC and < 230 fs RMS jitter , 2013, 2013 Symposium on VLSI Circuits.

[16]  Kenneth W. Martin,et al.  Mismatch compensation techniques using random data for time-interleaved A/D converters , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[17]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[18]  Jan W. M. Bergmans,et al.  Digital baseband transmission and recording , 1996 .

[19]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[20]  Michael P. Flynn,et al.  A 100 MS/s, 10.5 Bit, 2.46 mW Comparator-Less Pipeline ADC Using Self-Biased Ring Amplifiers , 2015, IEEE Journal of Solid-State Circuits.

[21]  Jason Hu,et al.  An 11.5-ENOB 100-MS/s 8mW dual-reference SAR ADC in 28nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.