论文信息 - Experimental results of an optimised voltage tripler

Experimental results of an optimised voltage tripler

In this paper, experimental results of a voltage tripler are given. This voltage tripler is improved against the influence of parasitic capacitances on output voltage and optimised in terms of its die area. The interaction between working frequency and die area is discussed. The operation of the voltage tripler in terms of low supply voltage is also investigated. The test results confirm theoretical prediction of the output voltage improvement and the minimisation of die area by design optimisation.

N. Llaser | M. Zhang

[1] Ming Zhang,et al. Multi-Value Voltage-to-Voltage Converter Using a Multi-Stage Symmetrical Charge Pump for On-Chip EEPROM Programming , 2001 .

[2] F. Devos,et al. Improved voltage tripler structure with symmetrical stacking charge pump , 2001 .

[3] Michael Q. Zhang,et al. An optimised design of an improved voltage tripler , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).