PACES: A Partition-Centering-Based Symmetry Placement for Binary-Weighted Unit Capacitor Arrays

Capacitor matching influences linearity performance, which is a critical measure of analog-to-digital converters (ADCs). Various placement techniques have been proposed to eliminate both systematic and random mismatches of capacitor pairs. However, a placement technique that eliminates capacitor mismatches may not result in good linearity performance for successive-approximation-register ADCs because their linearity performance is related to the accuracy of their binary-weighted continued ratio. This paper addresses the critical problem of placement estimation based on ratio mismatch M, overall correlation coefficient L, and performance metrics. A low M and a high L value do not imply higher linearity performance. Therefore, we propose a partition-centering-based symmetry placement algorithm for the layout considering parasitic capacitance matching. The experimental results show that the proposed placement approach can achieve higher linearity performance and a shorter placement generation time compared with the conventional approach.

[1]  Yao-Wen Chang,et al.  Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  Chin-Long Wey,et al.  Performance-Driven Unit-Capacitor Placement of Successive-Approximation-Register ADCs , 2015, ACM Trans. Design Autom. Electr. Syst..

[3]  Mark Po-Hung Lin,et al.  Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Zhe Zhang,et al.  Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Soon-Jyh Chang,et al.  A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Franco Maloberti,et al.  Split-SAR ADCs: Improved Linearity With Power and Speed Optimization , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Chun-Yu Lin,et al.  Parasitic-aware sizing and detailed routing for binary-weighted capacitors in charge-scaling DAC , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[8]  Chin-Long Wey,et al.  Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[10]  Jinjun Xiong,et al.  Robust Extraction of Spatial Correlation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Chin-Long Wey,et al.  Optimal common-centroid-based unit capacitor placements for yield enhancement of switched-capacitor circuits , 2013, TODE.

[12]  Frank Liu,et al.  A General Framework for Spatial Correlation Modeling in VLSI Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[13]  A. Hastings.  The Art of Analog Layout , 2000 .

[14]  Stephan Henker,et al.  Modelling of capacitor mismatch and non-linearity effects ini charge redistribution SAR ADCs , 2010, Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010.

[15]  Jwu-E Chen,et al.  Design Methodology for Yield Enhancement of Switched-Capacitor Analog Integrated Circuits , 2011, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[16]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[17]  Jai-Ming Lin,et al.  Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[19]  Chin-Long Wey,et al.  Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Jai-Ming Lin,et al.  Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[21]  A. Cathelin,et al.  Compensated layout for automated accurate common-centroid capacitor arrays , 2004, International Conference on Electrical, Electronic and Computer Engineering, 2004. ICEEC '04..

[22]  Mohamed Dessouky,et al.  Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[23]  Helmut Graeb,et al.  Analog Design Centering and Sizing , 2007 .

[24]  Yibo Wang,et al.  Symmetry constraint based on mismatch analysis for analog layout in SOI technology , 2008, 2008 Asia and South Pacific Design Automation Conference.

[25]  Jinjun Xiong,et al.  Robust Extraction of Spatial Correlation , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  J. L. Dunkley,et al.  Systematic capacitance matching errors and corrective layout procedures , 1994 .