Noval approach image processing algorithms on hardware implementation for surveillance systems

FPGAs are often used as implementation platforms for real-time image processing applications because their structure allows them to exploit spatial and temporal parallelism. Such parallelization is subject to the processing mode and hardware constraints including limited processing time, limited access to data and limited resources of the system. These constraints often force the designer to reformulate the software algorithm in the process of mapping it to hardware. To aid in the process this paper proposes the approaching of design process to implement hardware patterns which embody experience and through reuse provide tools for solving particular mapping problems.

[1]  Artyom M. Grigoryan.  Mixed median filters and their properties , 1997, Electronic Imaging.

[2]  Robert B. McGhee,et al.  Aircraft Identification by Moment Invariants , 1977, IEEE Transactions on Computers.

[3]  Jaakko Astola,et al.  Implementation of cascaded and recursive stack filters , 1996 .

[4]  Vincenzo Piuri,et al.  Digital Median Filters , 2002, J. VLSI Signal Process..

[5]  Sevki S. Erdogan,et al.  VHDL modeling and simulation of the back-propagation algorithm and its mapping to the RM , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.