论文信息 - Possible new mechanism of chip latent damage due to ESD

Possible new mechanism of chip latent damage due to ESD

Abstract This paper introduces a possible new, to-date not recognized mechanism of microelectronic chip damage due to ESD as well as numerical simulation of some corresponding damage scenarios for an ESD protection device. The model presented herein recognizes the effects of thermo-mechanical coupling that can produce excessive mechanical stresses, elastic shock waves and mechanical damage in a chip during an ESD event. This mechanism can get activated at temperatures well below melting point and thus may be an early contributor to latent and “hard” ESD failures.

Woytek Tworzydlo | Vladimir Rodov

[1] Juin J. Liou,et al. ESD Design and Analysis Handbook , 2003 .

[2] W. W. Tworzydlo,et al. ProPHLEX—An hp-adaptive finite element kernel for solving coupled systems of partial differential equations in computational mechanics , 1997 .

[3] S. Voldman. ESD: Physics and Devices , 2004 .

[4] Yuchul Hwang. ELECTROSTATIC DISCHARGE AND ELECTRICAL OVERSTRESS FAILURES OF NON-SILICON DEVICES , 2005 .

[5] E. A. Amerasekera,et al. ESD in silicon integrated circuits , 1995 .

[6] Stuart B. Brown,et al. Mechanical properties of structural films , 2001 .

[7] Katsuhiko Kubota,et al. Degradation of I/O devices due to ESD-induced dislocations , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[8] J. Reiner,et al. Latent gate oxide defects caused by CDM-ESD , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[9] R. Chau,et al. A 90-nm logic technology featuring strained-silicon , 2004, IEEE Transactions on Electron Devices.