DESIGN OF A SQUAT POWER OPERATIONAL AMPLIFIER BY FOLDED CASCADE ARCHITECTURE
暂无分享,去创建一个
Lakshmi Narayana | Susrutha Babu Sukhavasi | Suparshya Babu Sukhavasi | S R Sastry Kalavakolanu | Habibulla Khan
[1] G. Ferri,et al. A rail-to-rail constant-g/sub m/ low-voltage CMOS operational transconductance amplifier , 1997 .
[2] Willy Sansen,et al. analog design essentials , 2011 .
[3] R. F. Wassenaar,et al. CMOS low-voltage operational amplifiers with constant-gm rail-to-rail input stage , 1992 .
[4] J.H. Huijsing,et al. Low-voltage power-efficient operational amplifier design techniques - an overview , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[5] R. F. Wassenaar,et al. Some Design Aspects of a Two-Stage Rail-to-Rail CMOS Op Amp , 1999 .
[6] Erik Sall. A 1.8 V 10-bit 80 MS/s low power track-and-hold circuit in a 0.18 /spl mu/m CMOS process , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[7] Johan H. Huijsing,et al. Low-power low-voltage VLSI operational amplifier cells , 1995 .
[8] Gaetano Palumbo,et al. CMOS output stages for low-voltage power supplies , 2000 .
[9] Johan H. Huijsing,et al. Operational Amplifiers - Theory and Design , 2000 .
[10] Erik Bruun. A high-speed CMOS current op amp for very low supply voltage operation , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[11] Ron Hogervorst,et al. A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries , 1994 .
[12] Jirayuth Mahattanakul. Design procedure for two-stage CMOS operational amplifiers employing current buffer , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.
[13] Robert G. Meyer,et al. Analysis and Design of Analog Integrated Circuits , 1993 .
[14] R. F. Wassenaar,et al. A low-voltage CMOS op amp with a rail-to-rail constant-g/sub m/ input stage and a class AB rail-to-rail output stage , 1993, 1993 IEEE International Symposium on Circuits and Systems.