Integrated-circuit countermeasures against information leakage through EM radiation

EM radiation from a cryptographic processor IC contains side-channel information of secret data hidden inside the chip. This side-channel information leakage is a potential threat critical to our information society. This paper introduces several circuit-level countermeasures integrated with the cryptographic processor core for advanced hardware security.

[1]  Paul C. Kocher,et al.  Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems , 1996, CRYPTO.

[2]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[3]  Dakshi Agrawal,et al.  The EM Side-Channel(s) , 2002, CHES.

[4]  Daisuke Suzuki,et al.  Random Switching Logic: A Countermeasure against DPA based on Transition Probability , 2004, IACR Cryptol. ePrint Arch..

[5]  Jean-Luc Danger,et al.  On-chip power noise measurements of cryptographic VLSI circuits and interpretation for side-channel analysis , 2013, 2013 International Symposium on Electromagnetic Compatibility.

[6]  Patrick Schaumont,et al.  Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment , 2005, CHES.

[7]  Takushi Hashida,et al.  An On-Chip Waveform Capturer and Application to Diagnosis of Power Delivery in SoC Integration , 2011, IEEE Journal of Solid-State Circuits.

[8]  Yu-ichi Hayashi,et al.  A local EM-analysis attack resistant cryptographic engine with fully-digital oscillator-based tamper-access sensor , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[9]  David Blaauw,et al.  Secure AES engine with a local switched-capacitor current equalizer , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Stefan Mangard,et al.  Power analysis attacks - revealing the secrets of smart cards , 2007 .

[11]  Francis Olivier,et al.  Electromagnetic Analysis: Concrete Results , 2001, CHES.

[12]  Jean-Jacques Quisquater,et al.  ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards , 2001, E-smart.

[13]  Daisuke Suzuki,et al.  On Measurable Side-Channel Leaks Inside ASIC Design Primitives , 2013, CHES.

[14]  Jean-Max Dutertre,et al.  A side-channel and fault-attack resistant AES circuit working on duplicated complemented values , 2011, 2011 IEEE International Solid-State Circuits Conference.