IMPLEMENTATION OF INTERFACE ROUTER IP FOR PROTEO NETWORK-ON-CHIP
暂无分享,去创建一个
Jari Nurmi | Mikko Alho | J. Nurmi | M. Alho
[1] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[2] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[3] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[4] Jari Nurmi,et al. Proteo: A New Approach t o Network-on-Chip , 2002 .
[5] Jari Nurmi,et al. VHDL-based simulation environment for Proteo NoC , 2002, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002..
[6] Axel Jantsch,et al. A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[7] Wolfgang Fichtner,et al. Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).
[8] Axel Jantsch,et al. Network on Chip : An architecture for billion transistor era , 2000 .