A 1.25 Gbit/s serializer for LHC data and trigger optical links

Several LHC detectors require high-speed digital optical links for data transmission in both data readout and trigger systems. Commercial components can be found that meet the bandwidth requirements of most of the LHC detectors subsystems. However, they fail to meet some of the requirements frequently encountered in the LHC-HEP environment, namely: resistance to high radiation doses and operation tolerant to single event upsets. To address these problems, a high-speed transmitter ASIC (1.2Gbit/s), containing a serializer and a clock multiplying PLL was developed. The prototype was implemented in a mainstream 0.25um CMOS technology and was designed using well-established radiation tolerant layout practices to achieve resistance to high radiation doses. This implementation serves as a base for the development of radiation tolerant IC’s that will make feasible the transmission of data using common local area networks protocols in typical LHC radiation hard environments. The ASIC was embedded in a test setup that uses a commercial optical receiver and de-serializer. Error free data transmission at 1.2Gbit/s was achieved proving the prototypes to be fully functional.

[1]  T. Frank,et al.  Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and /spl plusmn/50 ps jitter , 1995 .

[2]  John G. Maneatis.  PLL Based on Self-Biased Techniques , 1996 .

[3]  B. Razavi.  Fully Integrated CMOS PhaseLocked Loop with 15 to 240 MHz Locking Range and 50 ps Jitter , 1996 .

[4]  F. Faccio,et al.  Single Event Effects in Static and Dynamic Registers in a 0 . 25 μ m CMOS Technology , 1999 .

[5]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  Federico Faccio,et al.  Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects , 1999 .

[7]  Federico Faccio,et al.  First Evaluation of the Single Event Upset (SEU) Risk for Electronics in the CMS Experiment , 1998 .

[8]  M. Horowitz,et al.  A 0 . 5m CMOS 4 . 0-Gbit / s Serial Link Transceiver with Data Recovery Using Oversampling , 1998 .

[9]  Chih-Kong Ken Yang,et al.  A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling , 1998 .

[10]  K. Yoshida,et al.  2.8 Gb/s 176 mW byte-interleaved and 3.0 Gb/s 118 mW bit-interleaved 8:1 multiplexers , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[11]  Federico Faccio,et al.  Single event effects in static and dynamic registers in a 0.25 /spl mu/m CMOS technology , 1999 .