Parallel weight update protocol for a carbon nanotube synaptic transistor array for accelerating neuromorphic computing.

Brain-inspired neuromorphic computing has the potential to overcome the inherent inefficiency of the conventional von Neumann architecture by using the massively parallel processing power of artificial neural networks. Neuromorphic parallel processing can be implemented naturally using the crossbar geometry of synaptic device arrays with Ohm's and Kirchhoff's laws. However, selective and parallel weight updates of the synaptic crossbar array are still very challenging due to the unavoidable crosstalk between adjacent devices and sneak path currents. Here, we experimentally demonstrate a weight update protocol in a carbon nanotube synaptic transistor array, where selective and parallel weight updates can be executed by exploiting the individually controllable three terminals of the synaptic device via a localized carrier trapping mechanism. The trained 9 × 8 synaptic array solves four different convolution operations simultaneously for the feature extraction of an image. The massive parallelism and robustness of the weight update protocol are important features toward effective manipulation of big data through neuromorphic computing systems.

[1]  H.-S. Philip Wong,et al.  Face classification using electronic synapses , 2017, Nature Communications.

[2]  Sungho Kim,et al.  Pattern Recognition Using Carbon Nanotube Synaptic Transistors with an Adjustable Weight Update Protocol. , 2017, ACS nano.

[3]  Young Hee Lee,et al.  Origin of unipolarity in carbon nanotube field effect transistors , 2012 .

[4]  D. Jeong,et al.  Memristors for Energy‐Efficient New Computing Paradigms , 2016 .

[5]  Jiaming Zhang,et al.  Analogue signal and image processing with large memristor crossbars , 2017, Nature Electronics.

[6]  Ligang Gao,et al.  Programming Protocol Optimization for Analog Weight Tuning in Resistive Memories , 2015, IEEE Electron Device Letters.

[7]  Zhengya Zhang,et al.  A fully integrated reprogrammable memristor–CMOS system for efficient multiply–accumulate operations , 2019, Nature Electronics.

[8]  I.E. Abdou,et al.  Quantitative design and evaluation of enhancement/thresholding edge detectors , 1979, Proceedings of the IEEE.

[9]  Ligang Gao,et al.  High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm , 2011, Nanotechnology.

[10]  Shimeng Yu,et al.  Neuro-Inspired Computing With Emerging Nonvolatile Memorys , 2018, Proceedings of the IEEE.

[11]  Peng Lin,et al.  Reinforcement learning with analogue memristor arrays , 2019, Nature Electronics.

[12]  Sungho Kim,et al.  Precision-extension technique for accurate vector-matrix multiplication with a CNT transistor crossbar array. , 2019, Nanoscale.

[13]  Bing Chen,et al.  A general memristor-based partial differential equation solver , 2018, Nature Electronics.

[14]  Qing Wu,et al.  Efficient and self-adaptive in-situ learning in multilayer memristor neural networks , 2018, Nature Communications.

[15]  Sungho Kim,et al.  Synaptic Device Network Architecture with Feature Extraction for Unsupervised Image Classification. , 2018, Small.

[16]  Ligang Gao,et al.  Demonstration of Convolution Kernel Operation on Resistive Cross-Point Array , 2016, IEEE Electron Device Letters.

[17]  Shimeng Yu,et al.  Fully parallel write/read in resistive synaptic array for accelerating on-chip learning , 2015, Nanotechnology.

[18]  Armantas Melianas,et al.  Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing , 2019, Science.

[19]  Jennifer Hasler,et al.  Finding a roadmap to achieve large neuromorphic hardware systems , 2013, Front. Neurosci..

[20]  Steven J. Plimpton,et al.  Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator , 2017, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[21]  Sung-Jin Choi,et al.  Carbon Nanotube Synaptic Transistor Network for Pattern Recognition. , 2015, ACS applied materials & interfaces.

[22]  Geoffrey E. Hinton,et al.  Deep Learning , 2015, Nature.

[23]  Daniele Ielmini,et al.  Solving matrix equations in one step with cross-point resistive arrays , 2019, Proceedings of the National Academy of Sciences.