论文信息 - A 1.2 V CMOS four-quadrant analog multiplier

A 1.2 V CMOS four-quadrant analog multiplier

A new CMOS four-quadrant analog multiplier is proposed and analyzed. By applying differential input signals to a set of combiners, the multiplication function can be implemented. Based on the proposed new combiner circuit, a low-voltage high-performance CMOS four-quadrant analog multiplier is designed and fabricated by 0.8 /spl mu/m N-well double-poly-double-metal CMOS technology. Experimental results have shown that, under single 1.2 V supply voltage, the circuit has 0.89% linearity error and 1.1% total harmonic distortion under the maximum-scale input 500 mV/sub p.p/ at both inputs. The measured -3 dB bandwidth is 2.2 MHz and the power dissipation is 2.8 mW. The input bandwidth of the multiplier can be designed to reach the GHz range. Simple structure, low-voltage low-power capability, and high performance make the proposed multiplier quite feasible in many applications.

Chung-Yu Wu | Shuo-Yuan Hsiao

[1] B. Song. CMOS RF circuits for data communications applications , 1986 .

[2] P. E. Allen,et al. Low-voltage, four-quadrant, analogue CMOS multiplier , 1994 .

[3] Randall L. Geiger,et al. A ?5-V CMOS analog multiplier , 1987 .

[4] J.S. Pena-Finol,et al. A MOS four-quadrant analog multiplier using the quarter-square technique , 1987 .

[5] Barrie Gilbert,et al. A new wide-band amplifier technique , 1968 .

[6] J.N. Babanezhad,et al. A 20-V four-quadrant CMOS analog multiplier , 1985, IEEE Journal of Solid-State Circuits.

[7] Chee Yee Kwok,et al. A novel multi-input floating-gate MOS four-quadrant analog multiplier , 1996, IEEE J. Solid State Circuits.

[8] Ho-Jun Song,et al. An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers , 1990 .

[9] K. Kimura,et al. An MOS four-quadrant analog multiplier based on the multitail technique using a quadritail cell as a multiplier core , 1995 .