High-Energy Physics on DECPeRLe-1 Programmable Active Memory

The future Large Hadron Collider (LHC) to be built at CERN, by the turn of the millenium, provides an ample source of challenging real-time computational problems. We report here some results from a collaboration between CERN EAST (RD-11) group and DECPRL PAM team. We present the implementations of the three foremost LHC algorithms on DECPeRLe-1. Our machine is the only one which presently meets the requirements from CERN (100 kHz event rate), except for another dedicated FPGA-based board built for just one of the algorithm. All other implementations based on single and multiprocessor general purpose computing systems fall short either of computing power, or of I/O resources or both.

[1]  Jean Vuillemin.  On Computing Power , 1994, Programming Languages and System Architectures.

[2]  Reinhard Männer,et al.  Enable-a systolic 2nd level trigger processor for track finding and e//spl pi/ discrimination for ATLAS/LHC , 1994 .

[3]  Arie Taal,et al.  Evaluating parallel architectures for two real-time applications with 100 kHz repetition rate (hadron collider data) , 1993 .

[4]  Jean Vuillemin.  Fast linear Hough transform , 1994, Proceedings of IEEE International Conference on Application Specific Array Processors (ASSAP'94).

[5]  Mark Shand,et al.  Programmable active memories: reconfigurable systems come of age , 1996, IEEE Trans. Very Large Scale Integr. Syst..