A low-power up-conversion CMOS mixer for 22-29-GHz ultra-wideband applications

A double-balanced, low-power, and low-voltage dual-gate up-conversion mixer working at K-band is designed and fabricated in the UMC 130-nm logic CMOS process. The mixer achieves a 3-dB conversion-gain bandwidth of 1.8 GHz at the input IF port and a 3-dB conversion-gain bandwidth of 10 GHz at the output RF port. The mixer achieves an output referred 1-dB compression point as high as -5.8 dBm and an output referred third-order intercept point as high as 5.8 dBm, while consuming 8.0 mW from a 1.2-V supply. This study demonstrates that the implementation of low-power mixers operating in the 22-29-GHz band for ultra-wideband automotive radar applications is possible in low-cost and low-voltage logic CMOS technology

[1]  J. Colvin,et al.  Effects of substrate resistances on LNA performance and a bondpad structure for reducing the effects in a silicon bipolar technology , 1999 .

[2]  M.W. Lynch,et al.  A 17-GHz direct down-conversion mixer in a 47-GHz SiGe process , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[3]  Hyun Il Kang,et al.  An asymmetric GaAs MMIC dual-gate mixer with improved intermodulation characteristics , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).

[4]  R. Stahlmann,et al.  Dual-Gate MESFET Mixers , 1984 .

[5]  J. Bock,et al.  28 GHz active I/Q mixer with integrated QVCO in SiGe bipolar technology , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[6]  Yu Su,et al.  A 20 GHz CMOS RF down-converter with an on-chip antenna , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  H. Schumacher,et al.  Low-power active mixer for Ku-Band application using SiGe HBT MMIC technology , 2000, 2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096).

[8]  Yuan Taur,et al.  A 23.8-GHz SOI CMOS tuned amplifier , 2002 .

[9]  Kyung-Wan Yu,et al.  K-band low-noise amplifiers using 0.18 /spl mu/m CMOS technology , 2004, IEEE Microwave and Wireless Components Letters.

[10]  Chih-Ming Hung,et al.  Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters , 2002, IEEE J. Solid State Circuits.

[11]  W. H. Ku,et al.  Low voltage performance of a microwave CMOS Gilbert cell mixer , 1997, IEEE J. Solid State Circuits.

[12]  M. Tiebout,et al.  17 GHz transceiver design in 0.13 /spl mu/m CMOS , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[13]  K.K. O,et al.  A power efficient differential 20-GHz low noise amplifier with 5.3-GHz 3-dB bandwidth , 2005, IEEE Microwave and Wireless Components Letters.

[14]  Song Ye,et al.  A 1 V, 1.9 GHz folded dual-gate mixer in CMOS , 2002, 2002 3rd International Conference on Microwave and Millimeter Wave Technology, 2002. Proceedings. ICMMT 2002..

[15]  A. Schuppen,et al.  Low-power active mixer for Ku-band application using SiGe HBT MMIC technology , 2000, 2000 IEEE MTT-S International Microwave Symposium Digest (Cat. No.00CH37017).

[16]  C.A.T. Salama,et al.  A 1 V, 1.9 GHz, low distortion dual-gate CMOS on SOI mixer , 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125).

[17]  Walter H. Ku,et al.  Doubly balanced dual-gate CMOS mixer , 1999, IEEE J. Solid State Circuits.

[18]  K.K. O,et al.  A 25.9-GHz voltage-controlled oscillator fabricated in a CMOS process , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[19]  A.A. Abidi,et al.  A 3-10-GHz low-noise amplifier with wideband LC-ladder matching network , 2004, IEEE Journal of Solid-State Circuits.

[20]  K. O Kenneth.  Design and Analyses of Tuned RF Circuits Including the Effects of Process and Component Variations , 2003 .

[21]  Shen-Iuan Liu,et al.  CMOS four-quadrant multiplier using bias feedback techniques , 1994 .

[22]  Da-Chiang Chang,et al.  K-Band Low-Noise Amplifiers Using , 2004 .

[23]  Edgar Sanchez-Sinencio,et al.  CMOS transconductance multipliers: a tutorial , 1998 .

[24]  K.-Y. Lin,et al.  A 24-GHz 3.9-dB NF low-noise amplifier using 0.18 /spl mu/m CMOS technology , 2005, IEEE Microwave and Wireless Components Letters.

[25]  T. Ohguro,et al.  The impact of scaling down to deep-submicron on CMOS RF circuits , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[26]  Xiang Guan,et al.  A 24-GHz CMOS front-end , 2004, IEEE Journal of Solid-State Circuits.