A Design Oriented Charge-based Current Model for Symmetric DG MOSFET and its Correlation with the EKV Formalism

We propose a design oriented charge-based model for undoped DG MOSFETs under symmetrical operation that aims at giving a comprehensive understanding of the device from the design strategy. In particular, we introduce useful normalizations for current and charges that in turn lead to very simple relationships among the physical quantities. Finally, we emphasize on the link that exists between this approach and the EKV formalism derived for bulk MOSFETs, which in turn leads to the unique gms/ID design methodology for DG architectures. © 2004 Elsevier Ltd. All rights reserved.

[1]  G. Baccarani,et al.  A compact double-gate MOSFET model comprising quantum-mechanical and nonstatic effects , 1999 .

[2]  David M. Binkley,et al.  Analysis of transconductances at all levels of inversion in deep submicron CMOS , 2002, 9th International Conference on Electronics, Circuits and Systems.

[3]  David M. Binkley,et al.  Design-oriented characterization of CMOS over the continuum of inversion level and channel length , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[4]  A.-S. Porret,et al.  A novel approach to charge-based non-quasi-static model of the MOS transistor valid in all modes of operation , 2000 .

[5]  J. G. Fossum,et al.  Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs , 2002 .

[6]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[7]  Y. Taur,et al.  A continuous, analytic drain-current model for DG MOSFETs , 2004 .

[8]  Matthias Bucher,et al.  Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model , 2003 .

[9]  Yuan Taur,et al.  Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs , 2001 .

[10]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.